

SLVS619B-NOVEMBER 2005-REVISED SEPTEMBER 2009

## 1.6 MHz, 3-V TO 6-V INPUT, 3-A SYNCHRONOUS STEP-DOWN SWIFT™ CONVERTER

Check for Samples: TPS54317

#### **FEATURES**

- 60-mΩ MOSFET Switches for High Efficiency at 3-A Continuous Output Current
- Adjustable Output Voltage Down to 0.9 V With 1% Accuracy
- Switching Frequency: Adjustable From 280 kHz to 1600 kHz

UMENTS

- **Externally Compensated for Design Flexibility**
- **Fast Transient Response**
- Load Protected by Peak Current Limit and Thermal Shutdown
- Integrated Solution Reduces Board Area and **Total Cost**
- Spacing Saving 4mm x 5mm QFN Packaging
- For SWIFT Documentation, Application Notes, and Design Software, see the TI website at www.ti.com/swift


#### **APPLICATIONS**


- Low-Voltage, High-Density Systems With Power Distributed at 5 V or 3.3 V
- Point of Load Regulation for High Performance DSPs, FPGAs, ASICs, and Microprocessors
- **Broadband, Networking and Optical Communications Infrastructure**

#### DESCRIPTION

As members of the SWIFT™ family of dc/dc TPS54317 low-input-voltage regulators, the synchronous-buck **PWM** high-output-current converter integrates all required active components. Included on the substrate with the listed features are a true, high performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a power good output useful for processor/logic reset, fault signaling, and supply sequencing.

The TPS54317 device is available in a thermally enhanced 24-pin QFN (RHF) PowerPAD™ package, which eliminates bulky heatsinks. TI provides evaluation modules and the SWIFT designer software tool to aid in achieving high-performance power supply designs to meet aggressive equipment development cycles.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ORDERING INFORMATION**

T <sub>J</sub>	OUTPUT VOLTAGE	PACKAGE	PART NUMBER
-40°C to 125°C	Adjustable Down to 0.9 V	QFN (RHF) <sup>(1)</sup> (2)	TPS54317RHF

- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
  website at www.ti.com.
- (2) The RHF package is available in two different tape and reel quantities. Add an R suffix to the device type (i.e. TPS54317RHFR) for a 3000 piece reel and add a T suffix (TPS54317RHFT) for a 250 piece reel.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

			VALUE	UNIT		
		VIN, SS/ENA, SYNC	-0.3 to 7	V		
\/	lanut voltaga ranga	RT	-0.3 to 6	V		
۷Į	Input voltage range	VSENSE	-0.3 to 4	V		
V <sub>I</sub> V <sub>O</sub> I <sub>O</sub>		BOOT	-0.3 to 17	V		
		VBIAS, PWRGD, COMP	-0.3 to 7	V		
$V_{O}$	Output voltage range	PH (steady state)	-0.6 to 10	V		
		PH (transient < 20 ns)	-2 to 10	V		
	Output ourrent range	PH	Internally Limited			
10	Output current range	COMP, VBIAS	6	mA		
		PH	6	Α		
	Sink current	COMP	6	mA		
		SS/ENA, PWRGD	10	mA		
	Voltage differential	AGND to PGND	±0.3	V		
	Continuous power dissipa	tion	See Power Dissipation Rating Table			
TJ	Operating virtual junction	temperature range	-40 to 150	°C		
T <sub>stg</sub>	Storage temperature		-65 to 150	°C		

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM MAX	UNIT
$V_{I}$	Input voltage range	3	6	V
$T_{J}$	Operating junction temperature	-40	125	°C

Product Folder Link(s): TPS54317

www.ti.com

## PACKAGE DISSIPATION RATINGS(1) (2)

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT	THERMAL IMPEDANCE JUNCTION-TO-CASE
24-Pin RHF with solder	19.7°C/W	1.7°C/W

- Maximum power dissipation may be limited by overcurrent protection.
- Test board conditions:
  - (a) 3 inch x 3 inch, 4 layers, thickness: 0.062 inch

  - (b) 2 oz. copper traces located on the top of the PCB (c) 2 oz. copper ground plane on the bottom of the PCB

  - (d) 2 oz. copper ground planes on the 2 internal layers
    (e) 6 thermal vias (see the Recommended land pattern, Figure 12)

#### **ELECTRICAL CHARACTERISTICS**

 $T_J = -40$ °C to 125°C,  $V_I = 3$  V to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY	Y VOLTAGE, VIN					
VI	Input voltage range, VIN		3		6	V
		f <sub>s</sub> = 350 kHz, SYNC = 0.8 V, RT open		6.2	9.6	
	Quiescent current	f <sub>s</sub> = 550 kHz, SYNC ≥ 2.5 V, RT open, phase pin open		8.4	12.8	mA
		Shutdown, SS/ENA = 0 V		1	1.4	
UNDER	VOLTAGE LOCK OUT					
	Start threshold voltage, UVLO			2.95	3	V
	Stop threshold voltage, UVLO		2.7	2.8		V
	Hysteresis voltage, UVLO		0.14	0.16		V
	Rising and falling edge deglitch, UVLO (1)			2.5		μs
BIAS VO	OLTAGE					
.,	Output voltage, VBIAS	$I_{(VBIAS)} = 0$	2.7	2.8	2.9	V
Vo	Output current, VBIAS (2)				100	μΑ
CUMUL	ATIVE REFERENCE				<u> </u>	
$V_{ref}$	Accuracy		0.882	0.891	0.900	V
REGUL	ATION				<u> </u>	
	Line regulation <sup>(1)</sup> (3)	I <sub>L</sub> = 1.5 A, f <sub>s</sub> = 1.1 MHz, T <sub>J</sub> = 25°C		0.04		%/V
	Load regulation <sup>(1)</sup> (3)	I <sub>L</sub> = 0 A to 3 A, f <sub>s</sub> = 1.1 MHz, T <sub>J</sub> = 25°C		0.09		%/A
OSCILL	ATOR				<u> </u>	
	Internally set free-running frequency	SYNC ≤ 0.8 V, RT open	280	350	420	1.11=
	range	SYNC ≥ 2.5 V, RT open	440	550	660	kHz
	Start threshold voltage, UVLO Stop threshold voltage, UVLO Hysteresis voltage, UVLO Rising and falling edge deglitch, UVLO(1)  VOLTAGE Output voltage, VBIAS Output current, VBIAS (2)  PLATIVE REFERENCE Accuracy LATION Line regulation(1) (3) Load regulation(1) (3) Load regulation(1) (3) LATOR Internally set free-running frequency	RT = 100 k $\Omega$ (1% resistor to AGND)	460	500	540	1.11-
		RT = $43 \text{ k}\Omega$ (1% resistor to AGND)	995	1075	1155	kHz
	High-level threshold voltage, SYNC		2.5			V
	Low-level threshold voltage, SYNC				8.0	V
	Pulse duration, SYNC <sup>(1)</sup>		50			ns
	Frequency range, SYNC		330		1600	kHz
	Ramp valley <sup>(1)</sup>			0.75		V
	Ramp amplitude (peak-to-peak) <sup>(1)</sup>			1		V
	Minimum controllable on time				150	ns
	Maximum duty cycle		90%			

- (1) Specified by design
- Static resistive loads only
- Specified by the circuit used in Figure 10.

Copyright © 2005-2009, Texas Instruments Incorporated



### **ELECTRICAL CHARACTERISTICS (continued)**


 $T_J = -40^{\circ}\text{C}$  to 125°C,  $V_I = 3~\text{V}$  to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR A	AMPLIFIER					
	Error amplifier open loop voltage gain	1 kΩ COMP to AGND <sup>(4)</sup>	90	110		dB
	Error amplifier unity gain bandwidth	Parallel 10 kΩ, 160 pF COMP to AGND <sup>(4)</sup>	3	5		MHz
	Error amplifier common-mode input voltage range	Powered by internal LDO <sup>(4)</sup>	0		VBIAS	V
I <sub>IB</sub>	Input bias current, VSENSE	VSENSE = V <sub>ref</sub>		60	250	nA
Vo	Output voltage slew rate (symmetric), COMP		1	1.4		V/µs
PWM CO	MPARATOR					
	PWM comparator propagation delay time, PWM comparator input to PH pin (excluding dead time)	10 mV overdrive <sup>(4)</sup>		70	85	ns
SLOW-ST	TART/ENABLE					
	Enable threshold voltage, SS/ENA		0.82	1.2	1.4	V
	Voltage to regulate using the internal $V_{\text{ref}}$ , SS/ENA			1.95	2.2	V
	Enable hysteresis voltage, SS/ENA (4)			0.03		V
	Falling edge deglitch, SS/ENA (4)			2.5		μs
	Internal slow-start time		2.6	3.35	4.1	ms
	Charge current, SS/ENA	SS/ENA = 0 V	3	5	8	μΑ
	Discharge current, SS/ENA	SS/ENA = 0.2 V, V <sub>I</sub> = 2.7 V	1.5	2.3	4	mA
POWER (	GOOD					
	Power good threshold voltage	VSENSE falling		90		%V <sub>ref</sub>
	Power good hysteresis voltage (4)			3		$%V_{ref}$
	Power good falling edge deglitch (4)			35		μs
	Output saturation voltage, PWRGD	I <sub>(sink)</sub> = 2.5 mA		0.18	0.3	V
	Leakage current, PWRGD	V <sub>I</sub> = 5.5 V			1	μA
CURREN	T LIMIT					
	Current limit trip point	V <sub>I</sub> = 3 V, output shorted <sup>(4)</sup>	4	6.5		Α
	Current limit trip point	V <sub>I</sub> = 6 V, output shorted <sup>(4)</sup>	4.5	7.5		A
	Current limit leading edge blanking time (4)			100		ns
	Current limit total response time (4)			200		ns
THERMA	L SHUTDOWN					
	Thermal shutdown trip point <sup>(4)</sup>		135	150	165	°C
	Thermal shutdown hysteresis (4)			10		°C
OUTPUT	POWER MOSFETS					
_	Dawer MOCEET awitch as	V <sub>I</sub> = 6 V		59	88	mΩ
r <sub>DS(on)</sub>	Power MOSFET switches	V <sub>I</sub> = 3 V		85	136	

<sup>(4)</sup> Specified by design



### **PIN ASSIGNMENTS**




#### **TERMINAL FUNCTIONS**

TERM	INAL	DESCRIPTION
NAME	NO.	DESCRIPTION
COMP	1	Error amplifier output. Connect compensation network from COMP to VSENSE.
PWRGD	2	Power good open drain output. High when VSENSE $\geq$ 90% $V_{ref}$ , otherwise PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.
воот	3	Bootstrap input. 0.022-μF to 0.1-μF low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.
PH	4-9	Phase input/output. Junction of the internal high and low-side power MOSFETs, and output inductor.
PGND	11-14	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors.
VIN	15-17	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low ESR 1-µF to 10-µF ceramic capacitor.
VBIAS	18	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low ESR 0.1-µF to 1.0-µF ceramic capacitor.
SS/ENA	19	Slow-start/enable input/output. Dual function pin which provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.
SYNC	20	Synchronization input. Dual function pin which provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.
RT	22	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, f <sub>s</sub> .
AGND	23, 25	Analog ground. Return for compensation network/output divider, slow-start capacitor, VBIAS capacitor, RT resistor and SYNC pin. Make PowerPAD connection to AGND.
VSNS	24	Error amplifier inverting input.
NC	10, 21	Not connected internally.

Product Folder Link(s): TPS54317



#### **FUNCTIONAL BLOCK DIAGRAM**



#### **ADDITIONAL 3-A SWIFT DEVICES**

DEVICE	OUTPUT VOLTAGE	DEVICE	OUTPUT VOLTAGE
TPS54310	Adjustable	TPS54372	DDR/Adjustable
TPS54380	Sequencing/Adjustable	TPS54373	Prebias/Adjustable

#### RELATED DC/DC PRODUCTS

- TPS40007 dc/dc controller
- PTH0407W 3-A plug-in module
- UC282-ADJ 3-A low dropout regulator

120

100

80

60

40

20

0

-40

Drain-Source On-State Resistance − mΩ



 $V_1 = 3.3 V$ 

## TYPICAL CHARACTERISTICS

# DRAIN-SOURCE ON-STATE RESISTANCE

## JUNCTION TEMPERATURE




Figure 2.

# INTERNALLY SET OSCILLATOR FREQUENCY

## JUNCTION TEMPERATURE




Figure 3.

# EXTERNALLY SET OSCILLATOR FREQUENCY

Figure 1.

T<sub>J</sub> - Junction Temperature - °C

125

**DRAIN-SOURCE ON-STATE** 

RESISTANCE

JUNCTION TEMPERATURE

#### JUNCTION TEMPERATURE




Figure 4.

## EXTERNALLY SET OSCILLATOR FREQUENCY

#### JUNCTION TEMPERATURE




Figure 5.

# VOLTAGE REFERENCE vs




Figure 6.

## ERROR AMPLIFIER OPEN LOOP RESPONSE




Figure 7.

# INTERNAL SLOW-START TIME VS JUNCTION TEMPERATURE




Figure 8.

# DEVICE POWER LOSSES




Figure 9.



### **APPLICATION INFORMATION**

Figure 10 shows the schematic diagram for a typical TPS54317 application. The TPS54317 (U1) provides up to 3 A of output current at a nominal output voltage of 1.8 V. For proper thermal performance, the power pad underneath the TPS54317 integrated circuit needs to be soldered well to the printed circuit board.




Figure 10. TPS54317 Schematic

#### **INPUT VOLTAGE**

The input to the circuit is a nominal 3.3 VDC, applied at J1. The optional input filter (C1) is a 150- $\mu$ F capacitor, with a maximum allowable ripple current of 3 A. C9 is the decoupling capacitor for the TPS54317 and must be located as close to the device as possible.

#### FEEDBACK CIRCUIT

The resistor divider network of R1 and R2 sets the output voltage for the circuit at 1.8 V. R1, along with R5, R3, C5, C7, and C8 forms the loop compensation network for the circuit. For this design, a Type 3 topology is used.

#### **OPERATING FREQUENCY**

In the application circuit, the 1.1-MHz operation is selected. Connecting a 41.2-k $\Omega$  between RT (pin 22) and analog ground can be used to set the switching frequency from 280 kHz to 1.6 MHz. To calculate the RT resistor, use the Equation 1:

$$R(\Omega) = \frac{51 \text{ k}}{f \text{ (MHz)}} - 4.7 \text{ k}$$
(1)

#### **OUTPUT FILTER**

The output filter is composed of a 1.5- $\mu$ H inductor and two capacitors. The inductor is a low dc resistance (0.017  $\Omega$ ) type, Coilcraft DO1813P-122HC. The feedback loop is compensated so that the unity gain frequency is approximately 75 kHz.

#### **PCB LAYOUT**

Figure 11 shows a generalized PCB layout guide for the TPS54317.

The VIN pins should be connected together on the printed circuit board (PCB) and bypassed with a low ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS54317 ground pins. The minimum recommended bypass capacitance is 10-µF ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the PGND pins.

www.ti.com

The TPS54317 has two internal grounds (analog and power). Inside the TPS54317, the analog ground ties to all of the noise sensitive signals, while the power ground ties to the noisier power signals. Noise injected between the two grounds can degrade the performance of the TPS54317, particularly at higher output currents. Ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground traces are recommended. There should be an area of ground on the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. The AGND and PGND pins should be tied to the PCB ground by connecting them to the ground area under the device as shown. The only components that should tie directly to the power ground plane are the input capacitors, the output capacitors, the input voltage decoupling capacitor, and the PGND pins of the TPS54317. Use a separate wide trace for the analog ground signal path. This analog ground should be used for the voltage set point divider, timing resistor RT, slow start capacitor and bias capacitor grounds. Connect this trace directly to AGND (pin 1).


The PH pins should be tied together and routed to the output inductor. Since the PH connection is the switching node, inductor should be located very close to the PH pins and the area of the PCB conductor minimized to prevent excessive capacitive coupling.

Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths.

Connect the output filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins,  $L_{\rm O}$ ,  $C_{\rm O}$  and PGND as small as practical.

Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Due to the size of the IC package and the device pinout, they must be routed close, but maintain as much separation as possible while still keeping the layout compact.

Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. The bias capacitor should be as close as possible to the VBIAS pin and analog ground . If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace.



O VIA to Ground Plane



#### Figure 11. TPS54317 PCB Layout

# LAYOUT CONSIDERATIONS FOR THERMAL PERFORMANCE

For operation at full rated load current, the analog ground plane must provide adequate heat dissipating area. A 3 inch by 3 inch plane of 1 ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available, and the PowerPAD should be connected to the largest area available. Additional areas on the top or bottom layers also help dissipate heat, and any area available should be used when 3 A or greater operation is desired. Connection from the exposed area of the PowerPAD to the analog ground plane layer should be made using 0.013 inch diameter vias to avoid solder wicking through the vias. Six vias should be in the PowerPAD area additional vias located under the device package may be added to enhance thermal performance. The vias under the package, but not in the exposed thermal pad area, can be increased in size to 0.018.





Figure 12. Recommended Land Pattern for 24-Pin QFN PowerPAD



#### PERFORMANCE GRAPHS

 $T_A = 25$ °C,  $f_s = 1.1$  MHz,  $V_I = 3.3$  V,  $V_O = 1.8$  V (unless otherwise specified)





#### **DETAILED DESCRIPTION**

#### **Undervoltage Lock Out (UVLO)**

The TPS54317 incorporates an undervoltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until VIN exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5-µs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

#### Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions; first, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. To make sure the part is regulating using the internal  $V_{\rm ref}$ , the SS/ENA pin must be pulled above 1.95 V typically, 2.2 V max. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5-µs falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a low-value capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2 \text{ V}}{5 \text{ }\mu\text{A}}$$
 (2)

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7 \text{ V}}{5 \mu A}$$
 (3)

The actual slow-start is likely to be less than the above approximation due to the brief ramp-up at the internal rate.

#### **VBIAS Regulator (VBIAS)**

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. The bypass capacitor should be placed close to the VBIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.70 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

#### Voltage Reference

The voltage reference system produces a precise  $V_{\rm ref}$  signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS54317, since it cancels offset errors in the scale and error amplifier circuits.

#### Oscillator and PWM Ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the SYNC pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 1600 kHz by connecting a resistor to the RT pin to ground and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

SWITCHING FREQUENCY (MHz) = 
$$\frac{51 \text{ k}}{\text{R}(\Omega) + 4.7 \text{ k}}$$
 (4)

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 1600 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose an RT resistor that sets the free-running frequency to 80% of the synchronization signal. Table 1 summarizes the frequency selection configurations.



#### Table 1. Summary of the Frequency Selection Configurations

SWITCHING FREQUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥ 2.5 V	Float
Externally set 280 kHz to 1600 kHz	Float	R = 27.4 k to 180 k
Externally synchronized frequency	Synchronization signal	R = RT value for 80% of external synchronization frequency

#### **Error Amplifier**

The high performance, wide bandwidth, voltage error amplifier sets the TPS54317 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L and C filter components to suit the particular application needs. Type 2 or type 3 compensation can be employed using external compensation components.

#### **PWM Control**

Signals from the error amplifier output, oscillator, and current limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate. PWM latch, and portions of the adaptive dead-time and control logic block. During steady-state operation below the current limit threshold, the PWM output and oscillator pulse comparator alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse duration. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error amplifier is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn off the high-side FET and turns on the low-side FET. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as V<sub>ref</sub>. If the error amplifier output is low, the pwm latch is continually reset and the high-side FET does not turn on. The

low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54317 is capable of sinking current continuously until the Co reaches the regulation set-point.

If the current limit comparator trips for longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor, and consequently, the output current. This process is repeated each cycle in which the current limit comparator is tripped.

#### **Dead-Time Control and MOSFET Drivers**

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver does not turn on until the gate drive voltage to the low-side FET is below 2 V. The low-side driver does not turn on until the voltage at the gate of the high-side MOSFETs is below 2 V. The high-side and low-side drivers are designed with a 300-mA source and sink capability to drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side drive is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5-Ω bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external component count.

#### Overcurrent Protection

The cycle by cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and differential amplifier, and comparing it to the preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current limit threshold. A 100-ns leading edge blanking circuit prevents false tripping of the current limit. Current limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current sink operation is provided by thermal shutdown.

Copyright © 2005-2009, Texas Instruments Incorporated



#### Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal shutdown trip point and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. With a persistent fault condition, the device cycles continuously; starting up by control of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal shutdown point.

### Power Good (PWRGD)

The power good circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 10% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if VIN is less than the UVLO threshold, or SS/ENA is low, or thermal shutdown is asserted. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 90% of V<sub>ref</sub>, the open drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of V<sub>ref</sub> and a 35- $\mu$ s falling edge deglitch circuit prevent tripping of the power good comparator due to high frequency noise.

#### **OUTPUT VOLTAGE LIMITATIONS**

Due to the internal design of the TPS54317, there are both upper and lower output voltage limits for any given input voltage. Additionally, the lower boundary of the output voltage set point range is also dependent on operating frequency. The upper limit of the output voltage set point is constrained by the maximum duty cycle of 90% and is given by Equation 5:

$$V_{O}$$
max = 0.9 x  $V_{I}$ min -  $I_{O}$ max [ (-0.016 x  $V_{I}$ min + 0.184) + RL] (5)

#### Where:

 $V_I$ min = minimum input voltage  $I_O$ max = maximum load current

RL = series resistance of the output inductor

Equation 5 assumes maximum on resistance for the internal high-side and low-side FETs.

The lower limit is constrained by the minimum controllable on time which may be as high as 150 ns. The approximate minimum output voltage for a given input voltage, operating frequency, and minimum load current is given in Equation 6:

 $V_{O}$ min = (150E-9 x  $V_{I}$ max x Fs x 1.08) -  $I_{O}$ min x

$$\left[ \left( \frac{-0.026}{3} \times V_{i} max + 0.111 \right) + RL \right]$$
 (6)

#### Where:

V<sub>I</sub> = maximum input voltage

Fs = programmed operating frequency

I<sub>O</sub> = minimum load current

RL = series resistance of the output inductor

Equation 6 assumes nominal on resistance for the high-side and low-side FETs, and has an eight percent factor for variation of operating frequency set point. Any design operating near the operational limits of the device should be carefully checked for proper functionality.

#### **REVISION HISTORY**

## 





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54317RHFR	ACTIVE	VQFN	RHF	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	54317	Samples
TPS54317RHFRG4	ACTIVE	VQFN	RHF	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	54317	Samples
TPS54317RHFT	ACTIVE	VQFN	RHF	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	54317	Samples
TPS54317RHFTG4	ACTIVE	VQFN	RHF	24	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	54317	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54317RHFR	VQFN	RHF	24	3000	330.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1
TPS54317RHFT	VQFN	RHF	24	250	180.0	12.4	4.3	5.3	1.3	8.0	12.0	Q1

www.ti.com 16-Oct-2020




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54317RHFR	VQFN	RHF	24	3000	853.0	449.0	35.0
TPS54317RHFT	VQFN	RHF	24	250	210.0	185.0	35.0

## RHF (R-PVQFN-N24)

## PLASTIC QUAD FLATPACK NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) Package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



## RHF (R-PVQFN-N24)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



## RHF (R-PVQFN-N24)

## PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated