TPS62220, TPS62221, TPS62222 TPS62223, TPS62224, TPS62225 TPS62227, TPS62228, TPS62229

SLVS491E-SEPTEMBER 2003-REVISED FEBRUARY 2009

www.ti.com

400-mA, 1.25-MHz, HIGH-EFFICIENCY, STEP-DOWN CONVERTER IN THIN-SOT23

FEATURES

- High-Efficiency Synchronous Step-Down Converter With up to 95% Efficiency
- 2.5-V to 6-V Input Voltage Range
- Adjustable Output Voltage Range From 0.7 V to V₁
- Fixed Output Voltage Options Available
- Up to 400-mA Output Current
- 1.25-MHz Fixed Frequency PWM Operation
- Highest Efficiency Over Wide Load Current Range Due to Power-Save Mode
- 15 μA Typical Quiescent Current
- Soft Start
- 100% Duty Cycle Low-Dropout Operation
- Dynamic Output-Voltage Positioning
- Available in TSOT23 Package


APPLICATIONS

- PDAs and Pocket PC
- · Cellular Phones, Smart Phones
- OMAP™ and Low Power DSP Supply
- Digital Cameras
- Portable Media Players
- Portable Equipment
- WLAN PC Cards


DESCRIPTION

The TPS6222x devices are a family of high-efficiency, synchronous step-down converters ideally suited for portable systems powered by 1-cell Li-lon or 3-cell NiMH/NiCd batteries. The devices are also suitable to operate from a standard 3.3-V or 5-V voltage rail.

With an output voltage range of 6 V down to 0.7 V and up to 400-mA output current, the devices are ideal for powering the low voltage TMS320™ DSP family and processors used in PDAs, pocket PCs, and smart phones. Under nominal load current, the devices operate with a fixed switching frequency of typically 1.25 MHz. At light load currents, the part enters the power-save mode operation; the switching frequency is reduced and the quiescent current is typically only 15 µA; therefore, the device achieves the highest efficiency over the entire load current range. The TPS6222x needs only three small external components. Together with the tiny TSOT23 package, a minimum system solution size can be achieved. An advanced fast response voltage mode control scheme achieves superior line and load regulation with small ceramic input and output capacitors.







A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OMAP, TMS320 are trademarks of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION (1)

T _A	OUTPUT VOLTAGE	THIN-SOT23 PACKAGE	SYMBOL
	Adjustable	TPS62220DDC	ALN
	1.2 V	TPS62227DDC	BRZ
	1.5 V	TPS62221DDC	ALO
	1.6 V	TPS62224DDC	ALQ
-40 °C to 85 °C	1.7 V	TPS62229DDC	EJ
	1.8 V	TPS62222DDC	APP
	1.875 V	TPS62228DDC	EH
	2.2 V	TPS62225DDC	NXY
	2.3 V	TPS62223DDC	ALX

⁽¹⁾ The DDC package is available in tape and reel. Add R suffix (TPS62220DDCR) to order quantities of 3000 parts. Add T suffix (TPS62220DDCT) to order quantities of 250 parts.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature (unless otherwise noted) (1)

		TPS6222x	UNIT
VI	Supply voltage on pin (2)	-0.3 to 7.0	V
	Voltages on pins SW, EN, FB (2)	-0.3 to V _I +0.3	V
P _D	Continuous power dissipation	See Dissipation Rating Table)
TJ	Operating junction temperature range	-40 to 150	°C
T _{stg}	Storage temperature	-65 to 150	°C
	Lead temperature (soldering, 10 sec)	260	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE(1)

PACKAGE	T _A ≤ 25°C	DERATING FACTOR	T _A = 70°C	T _A = 85°C
	POWER RATING	ABOVE T _A = 25°C	POWER RATING	POWER RATING
DDC	400 mW	4 mW/°C	220 mW	160 mW

⁽¹⁾ The thermal resistance junction to ambient of the 5-pin Thin-SOT23 is 250 = C/W.

RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
VI	Supply voltage	2.5		6	V
Vo	Output voltage range for adjustable output voltage version	0.7		VI	V
Io	Output current			400	mA
L	Inductor (1)	4.7			μН
Cı	Input capacitor ⁽¹⁾		4.7		μF
T _A	Operating ambient temperature	-40		85	°C
T_{J}	Operating junction temperature	-40		125	°C

(1) See the application section for further information

⁽²⁾ All voltage values are with respect to network ground terminal.



ELECTRICAL CHARACTERISTICS

 $V_1 = 3.6 \text{ V}$, $V_0 = 1.8 \text{ V}$, $I_0 = 200 \text{ mA}$, EN = VIN, $T_A = -40 ^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$, typical values are at $T_A = 25 ^{\circ}\text{C}$ (unless otherwise noted)

PARAMET	ΓER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY (CURRENT					'		
V _I	Input voltage range			2.5		6	V	
IQ	Operating quiescent current		I _O = 0 mA, Device is not switching		15	25	μΑ	
	Shutdown supply current		EN = GND		0.1	1	μΑ	
	Undervoltage lockout thresh	old		1.5		2	V	
ENABLE	-							
	EN high level input voltage			1.3			V	
$V_{(EN)}$	EN low level input voltage					0.4	V	
I _(EN)	EN input bias current		EN = GND or VIN		0.01	0.1	μΑ	
POWER S	WITCH					'		
	D. I. IMOOFFT.		$V_{I} = V_{GS} = 3.6 \text{ V}$		530	670		
P-channel MOSFET on-resis		stance	V _I = V _{GS} = 2.5 V		670	850	mO	
r _{DS(on)}			$V_{I} = V_{GS} = 3.6 \text{ V}$		430	540		
	N-channel MOSFET on-resis	stance	V _I = V _{GS} = 2.5 V		530	660	mΩ	
	P-channel leakage current		V _{DS} = 6 V		0.1	1	μΑ	
I _{lkg}	N-channel leakage current		V _{DS} = 6 V		0.1	1	μΑ	
I _(LIM)	P-channel current limit		2.5 V < V _I < 6 V	600	670	880	mA	
OSCILLA	TOR		,					
f _S	Switching frequency			0.8	1.25	1.85	MHz	
OUTPUT						'		
Io	Output current					400	mA	
V _O	Adjustable output voltage range	TPS62220		0.7		V_{IN}	V	
V _{ref}	Reference voltage				500		mV	
	Facilities (1)	TPS62220	V _I = 3.6 V to 6 V, I _O = 0 mA	0%		3%		
	Feedback voltage, See (1)	Adjustable	$V_{I} = 3.6 \text{ V to } 6 \text{ V}, 0 \text{ mA} \le I_{O} \le 400 \text{ mA}$	-3%		3%		
		TPS62227	V _I = 2.7 V to 6 V, I _O = 0 mA	0%		3%		
		1.2 V	$V_{I} = 2.7 \text{ V to 6 V, 0 mA} \le I_{O} \le 400 \text{ mA}$	-3%		3%		
		TPS62221	$V_I = 2.5 \text{ V to 6 V}, I_O = 0 \text{ mA}$	0%		3%		
		1.5 V	$V_I = 2.5 \text{ V to 6 V, 0 mA} \leq I_O \leq 400 \text{ mA}$	-3%		3%		
		TPS62224	$V_I = 2.5 \text{ V to 6 V}, I_O = 0 \text{ mA}$	0%		3%		
		1.6 V	$V_I = 2.5 \text{ V to 6 V, 0 mA} \le I_O \le 400 \text{ mA}$	-3%		3%		
		TPS62229	$V_I = 2.5 \text{ V to 6 V}, I_O = 0 \text{ mA}$	0%		3%		
V	Fixed output voltage	1.7 V	$V_{I} = 2.5 \text{ V to 6 V, 0 mA} \le I_{O} \le 400 \text{ mA}$	-3%		3%		
Vo	Fixed output voltage	TPS62222	V _I = 2.5 V to 6 V, I _O = 0 mA	0%		3%		
		1.8 V	$V_I = 2.5 \text{ V to 6 V, 0 mA} \le I_O \le 400 \text{ mA}$	-3%		3%		
		TPS62228	$V_I = 2.5 \text{ V to 6 V}, I_O = 0 \text{ mA}$	0%		3%		
		1.875 V	$V_1 = 2.5 \text{ V to 6 V, 0 mA} \le I_0 \le 400 \text{ mA}$	-3%		3%		
		TPS62225	$V_I = 2.7 \text{ V to 6 V}, I_O = 0 \text{ mA}$	0%		3%		
		2.2 V	V _I = 2.7 V to 6 V, 0 mA ≤ I _O ≤ 400 mA	-3%		3%		
		TPS62223	$V_I = 2.7 \text{ V to 6 V}, I_O = 0 \text{ mA}$	0%		3%		
		2.3 V	$V_1 = 2.7 \text{ V to 6 V, 0 mA} \le I_0 \le 400 \text{ mA}$	-3%		3%		

⁽¹⁾ For output voltages ≤ 1.2 V, a 22 μF output capacitor value is required to achieve a maximum output voltage accuracy of 3% while operating in power-save mode (PFM mode). For output voltages ≥ 2 V, an inductor of 10 μH and an output capacitor of ≥ 10 μF is recommended. See the Application Information section for external components.




ELECTRICAL CHARACTERISTICS (continued)

 $V_1 = 3.6 \text{ V}, V_0 = 1.8 \text{ V}, I_0 = 200 \text{ mA}, EN = VIN, T_A = -40^{\circ}\text{C}$ to 85°C, typical values are at $T_A = 25^{\circ}\text{C}$ (unless otherwise noted)

PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Line regulation	$V_1 = 2.5 \text{ V to 6 V}, I_0 = 10 \text{ mA}$		0.26		%/V
	Load regulation	I _O = 100 mA to 400 mA		0.0014		%/mA
	Leakage current into SW pin	$V_I > V_O$, 0 $V \le V_{(SW)} \le V_I$		0.1	1	μΑ
lkg	Reverse leakage current into pin SW	V _I = open, EN = GND, V _(SW) = 6 V		0.1	1	μΑ

PIN ASSIGNMENTS

DDC PACKAGE (TOP VIEW)




Pin Functions

PIN		1/0	DECCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
EN	3	I	This is the enable pin of the device. Pulling this pin to ground forces the device into shutdown mode. Pulling this pin to Vin enables the device. This pin must be terminated.					
FB	4	I	This is the feedback pin of the device. Connect this pin directly to the output if the fixed output voltage version is used. For the adjustable version, an external resistor divider is connected to this pin. The internal voltage divider is disabled for the adjustable version.					
GND	2		Ground					
SW	5	I/O	Connect the inductor to this pin. This pin is the switch pin and is connected to the internal MOSFET switches.					
VI	1	I	Supply voltage pin					



FUNCTIONAL BLOCK DIAGRAM




NOTE: For the adjustable version (TPS62220) the internal feedback divider is disabled, and the FB pin is directly connected to the internal GM amplifier




TYPICAL CHARACTERISTICS


Table of Graphs


			FIGURE
η	Efficiency	vs Load current	Figure 1, Figure 2, Figure 3
		vs Input voltage	Figure 4
IQ	No load quiescent current	vs Input voltage	Figure 5
f_s	Switching frequency	vs Temperature	Figure 6
Vo	Output voltage	vs Output current	Figure 7
	r _{ds(on)} - P-channel switch,	vs Input voltage	Figure 8
r _{ds(on)}	r _{ds(on)} - N-Channel rectifier switch	vs Input voltage	Figure 9
	Load transient response		Figure 10
	PWM mode operation		Figure 11
	Power-save mode operation		Figure 12
	Start-up		Figure 13






























Figure 10.





www.ti.com

DETAILED DESCRIPTION

OPERATION

The TPS6222x is a synchronous step-down converter operating with typically 1.25-MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents and in power-save mode operating with pulse frequency modulation (PFM) at light load currents.

During PWM operation, the converter uses a unique fast response, voltage mode, controller scheme with input voltage feed forward. This achieves good line and load regulation and allows the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal (S), the P-channel MOSFET switch is turned on, and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch in case the current limit of the P-channel switch is exceeded. Then, the N-channel rectifier switch is turned on and the inductor current ramps down. The next cycle is initiated by the clock signal, again turning off the N-channel rectifier and turning on the P-channel switch.

The GM amplifier and input voltage determines the rise time of the sawtooth generator; therefore, any change in input voltage or output voltage directly controls the duty cycle of the converter. This gives a very good line and load transient regulation.

POWER-SAVE MODE OPERATION

As the load current decreases, the converter enters the power-save mode operation. During power-save mode, the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current to maintain high efficiency. Two conditions allow the converter to enter the power-save mode operation. One is when the converter detects discontinuous conduction mode. The other is when the peak switch current in the P-channel switch goes below the skip current limit. The typical skip current limit can be calculated as:

$$I_{skip} \le 66 \text{ mA} + \frac{Vin}{160 \Omega}$$

During the power-save mode, the output voltage is monitored with the comparator (comp) by the thresholds comp low and comp high. As the output voltage falls below the comp low threshold set to 0.8% typical above Vout, the P-channel switch turns on. The P-channel switch is turned off as the peak switch current is reached. The typical peak switch current can be calculated:

$$I_{peak} = 66 \text{ mA} + \frac{\text{Vin}}{80 \Omega}$$

The N-channel rectifier is turned on and the inductor current ramps down. As the inductor current approaches zero, the N-channel rectifier is turned off and the P-channel switch is turned on again, starting the next pulse. The converter continues these pulses until the comp high threshold (set to typically 1.6% above Vout) is reached. The converter enters a sleep mode, reducing the quiescent current to a minimum. The converter wakes up again as the output voltage falls below the comp low threshold. This control method reduces the quiescent current typically to 15 μ A and reduces the switching frequency to a minimum, thereby achieving high converter efficiency at light load. Setting the skip current thresholds to typically 0.8% and 1.6% above the nominal output voltage at light load current results in a dynamic output voltage achieving lower absolute voltage drops during heavy load transient changes. This allows the converter to operate with a small output capacitor of just 10 μ F and still have a low absolute voltage drop during heavy load transient changes. See Figure 14 for detailed operation of the power-save mode.






Figure 14. Power-Save Mode Thresholds and Dynamic Voltage Positioning

The converter enters the fixed frequency PWM mode again as soon as the output voltage falls below the comp low 2 threshold.

DYNAMIC VOLTAGE POSITIONING

As described in the power-save mode operation sections and as detailed in Figure 14, the output voltage is typically 0.8% above the nominal output voltage at light load currents, as the device is in power-save mode. This gives additional headroom for the voltage drop during a load transient from light load to full load. During a load transient from full load to light load, the voltage overshoot is also minimized due to active regulation by turning on the N-channel rectifier switch.

DIGITAL SELF-CALIBRATION

In addition to the control circuit as shown in the block diagram, the TPS6222x series uses an internal digital self-calibration of the output voltage to minimize DC load and line regulation. This method of self-calibration allows simple internal loop compensation without the use of external components. The device monitors the output voltage and as soon as the output voltage drops below typically 1.6% or exceeds typically 1.6% of Vout the duty cycle will be adjusted in digital steps. As a result, the output voltage changes in digital steps either up or down where one step is typically 1% of Vout. This results in virtually zero line and load regulation and keeps the output voltage tolerance within ±3% overload and line variations.

SOFT START

The TPS6222x has an internal soft-start circuit that limits the inrush current during start-up. This prevents possible voltage drops of the input voltage in case a battery or a high impedance power source is connected to the input of the TPS6222x. The soft start is implemented as a digital circuit increasing the switch current in steps of typically 83 mA, 167 mA, 335 mA and then the typical switch current limit of 670 mA. Therefore, the start-up time mainly depends on the output capacitor and load current.

www.ti.com

LOW DROPOUT OPERATION 100% DUTY CYCLE

The TPS6222x offers a low input to output voltage difference, while still maintaining operation with the 100% duty cycle mode. In this mode, the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage to maintain regulation, depending on the load current and output voltage, can be calculated as:

$$V_I min = V_O max + I_O max x (r_{DS(on)} max + R_L)$$

where:

- I_{O, max} = maximum output current plus indicator ripple current
- $r_{DS(on), max} = maximum P-channel switch r_{DS(on)}$
- R_I = dc resistance of the inductor
- V_{O, max} = normal output voltage plus maximum output voltage tolerance

ENABLE

Pulling the enable low forces the part into shutdown, with a shutdown quiescent current of typically $0.1~\mu A$. In this mode, the P-channel switch and N-channel rectifier are turned off, the internal resistor feedback divider is disconnected, and the whole device is in shutdown mode. If an output voltage, which could be an external voltage source or super capacitor, is present during shutdown, the reverse leakage current is specified under electrical characteristics. For proper operation, the enable pin must be terminated and must not be left floating.

Pulling the enable high starts up the TPS6222x with the soft start as previously described.

UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit prevents the device from misoperation at low input voltages. It prevents the converter from turning on the switch or rectifier MOSFET under undefined conditions.



APPLICATION INFORMATION

OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

The TPS6222x series of step-down converter has internal loop compensation. Therefore, the external L-C filter has to be selected to work with the internal compensation. This is especially important for the fixed output voltage version. The adjustable output voltage version allows external capacitors across the feedback divider resistors. This allows higher flexibility of the output filter selection when using the adjustable output voltage device TPS62220.

Fixed Output Voltage Version

The internal compensation is optimized to operate with an output filter of L = 10 μ H and C_O = 10 μ F. Such an output filter has its corner frequency at:

$$f_{\rm C} = \frac{1}{2\pi \times \sqrt{L \times C_{\rm O}}} = \frac{1}{2\pi \times \sqrt{10 \ \mu H \times 10 \ \mu F}} = 15.9 \ \text{kHz}$$

with L = 10
$$\mu$$
H, C_O = 10 μ F

As a general rule of thumb, the product LxC should not move over a wide range when selecting a different output filter. This is because the internal compensation is designed to work with a certain output filter corner frequency as calculated above. This is especially important when selecting smaller inductor or capacitor values that move the corner frequency to higher frequencies. However, when selecting the output filter a low limit for the inductor value exists due to other internal circuit limitations. For the TPS6222x series the minimum inductor value should be kept at $4.7\mu H$. Selecting a larger output capacitor value is less critical because the corner frequency moves to lower frequencies causing fewer stability problems. The possible output filter combinations are listed in Table 1:

Table 1. Output Filter Combinations for Fixed Output Voltage Versions

V _o	L	C _o
≤ 2 V	4.7 μΗ	≥ 22 µF (ceramic capacitor)
≤ 2 V	6.8 μΗ	≥ 22 µF (ceramic capacitor)
≤ 2 V	10 μΗ	≥ 10 µF (ceramic capacitor)
> 2 V	10 μH	10 μF (ceramic capacitor)

Adjustable Output Voltage Version

When the adjustable output voltage version TPS62220 is used, the output voltage is set by the external resistor divider. See Figure 15.

The output voltage is calculated as

$$V_{out} = 0.5 V \times \left(1 + \frac{R1}{R2}\right)$$

with R1 + R2 \leq 1 M Ω and internal reference voltage $V_{ref,tvp}$ = 0.5 V

For stability, R1 + R2 should not be greater than 1 M Ω . To keep the operating quiescent current to a minimum, the feedback resistor divider should have high impedance with R1 + R2 \leq 1 M Ω . In general, for the adjustable output voltage version, the same stability considerations are valid as for the fixed output voltage version. Because the adjustable output voltage version uses an external feedback divider, it is possible to adjust the loop gain using external capacitors across the feedback resistors. This allows a wider selection of possible output filter components. This is shown in Figure 16. R1 and C1 places a zero in the loop and R2 and C2 places a pole in the loop. The zero is calculated as:

C1 =
$$\frac{1}{2 \times \pi \times f_Z \times R1}$$
 = $\frac{1}{2 \times \pi \times 22 \text{ kHz} \times R1}$

with R1 = upper resistor of voltage divider, C1 = upper capacitor of voltage divider




The pole is calculated as:

$$C2 = \frac{1}{2 \times \pi \times f_{P} \times R2} = \frac{1}{2 \times \pi \times 8 \text{ kHz} \times R2}$$

with R2 = lower resistor of voltage divider and C2 = lower capacitor of voltage divider.

For an output filter combination of L = $4.7~\mu H$ and $C_0 = 10~\mu F$, C1 and C2 must be selected to place a zero at 22 kHz, and a pole at 8 kHz. Choose components close to the calculated values.

Table 2. Compensation Selection






Figure 15. Typical Application Circuit for the TPS62220 With Adjustable Output Voltage

INDUCTOR SELECTION

For high efficiencies, the inductor should have a low dc resistance to minimize conduction losses. Especially at high-switching frequencies the core material has a higher impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter plus the inductor ripple current that is calculated as:

$$\Delta I_{L} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{1 \times f}$$

$$I_{L} max = I_{O} max + \frac{\Delta I_{L}}{2}$$

where

- f = switching frequency (1.25-MHz typical, 800-kHz minimal)
- L = inductor value
- ΔI_L = peak-to-peak inductor ripple current
- I_{I max} = maximum inductor current

The highest inductor current occurs at maximum Vin. A more conservative approach is to select the inductor current rating just for the maximum switch current of 880 mA. See Table 3 for inductor selection.



Table 3. Inductor Selection

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS
4.7 μH	Sumida CDRH2D18/LD 4R7	3,2 mm × 3,2 mm × 2, 0 mm
4.7 μH	Murata LQH3C4R7M24	3,2 mm × 2,5 mm × 2, 0 mm
4.7 μH	Taiyo Yuden LBC2518 4R7	2,5 mm × 1,8 mm × 1,8 mm
4.7 μH	Sumida CMD4D11 4R7	4,4 mm × 5,8 mm × 1,2 mm
4.7 μH	Sumida CMD4D08 4R7	6,3 mm × 5,8 mm × 1, 0 mm
4.7 μH	Sumida CLSD09 4R7	4,9 mm × 4,9 mm × 1, 0 mm
4.7 μΗ	TDK VLF3010AT 4R7	2,8 mm × 2,6 mm × 1, 0 mm
6.8 μH	Sumida CDRH3D16 6R8	4,0 mm × 4,0 mm × 1,8 mm
6.8 μH	Sumida CMD4D11 4R7	4,0 mm × 5,8 mm × 1,2 mm
10 μΗ	Murata LQH4C100K04	4,5 mm × 3,2 mm × 2, 6 mm
10 μΗ	Sumida CDRH3D16 100	4,0 mm × 4,0 mm × 1,8 mm
10 μΗ	Sumida CLS4D14 100	4,9 mm × 4,9 mm × 1,5 mm

INPUT CAPACITOR SELECTION

Because buck converters have a pulsating input current, a low ESR input capacitor is required. This results in the best input voltage filtering, minimizing the interference with other circuits caused by high input voltage spikes. Also, the input capacitor must be sufficiently large to stabilize the input voltage during heavy load transients. For good input voltage filtering, usually a 4.7 μ F input capacitor is sufficient. It can be increased without any limit for better input-voltage filtering. Ceramic capacitors show better performance because of the low ESR value, and they are less sensitive against voltage transients and spikes compared to tantalum capacitors. Place the input capacitor as close as possible to the input and GND pin of the device for best performance (see Table 4 for capacitor selection).

OUTPUT CAPACITOR SELECTION

The advanced fast response voltage mode control scheme of the TPS6222x allows the use of tiny ceramic capacitors with a minimum value of 10 μ F without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. If required, tantalum capacitors may be used as well (see Table 4 for capacitor selection). At nominal load current, the device operates in power-save mode, and the output voltage ripple is independent of the output capacitor value. The output voltage ripple is set by the internal comparator thresholds. The typical output voltage ripple is 1% of the output voltage V_O .

Table 4. Capacitor selection

CAPACITOR VALUE	CASE SIZE	COMPONENT SUPPLIER
4.7 μF	0603	Contact TDK
4.7 μF	0805	Taiyo Yuden JMK212BY475MG
10 μF	0805	Taiyo Yuden JMK212BJ106MG TDK C12012X5ROJ106K
22 μF	0805 1206	Contact TDK Taiyo Yuden JMK316BJ226



Layout Considerations

For all switching power supplies, the layout is an important step in the design, especially at high-peak currents and switching frequencies. If the layout is not carefully done, the regulator shows stability problems as well as EMI problems. Therefore, use wide and short traces for the main current paths, as indicated in bold in Figure 16. The input capacitor, as well as the inductor and output capacitor, should be placed as close as possible to the IC pins. In particular, the input capacitor needs to be placed as close as possible to the IC pins, directly across the Vin and GND pin. The feedback resistor network must be routed away from the inductor and switch node to minimize noise and magnetic interference. To further minimize noise from coupling into the feedback network and feedback pin, the ground plane or ground traces must be used for shielding. This becomes important especially at high switching frequencies of 1.25 MHz.




Figure 16. Layout Diagram

Typical Applications




Figure 17. LI-Ion to 3.3-V Conversion




Figure 18. LI-Ion to 2.5-V Conversion






Figure 19. LI-Ion to 1.8-V Conversion




Figure 20. LI-lon to 1.5-V Conversion




Figure 21. LI-Ion to 1.2-V Conversion




Figure 22. Li-lon to 1.5-V Conversion, Fixed Output Voltage Version




Figure 23. Li-Ion to 2.3-V Conversion, Fixed Output Voltage Version





20-Jul-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62220DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALN	Samples
TPS62220DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALN	Samples
TPS62221DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALO	Samples
PS62221DDCRG4	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALO	Samples
TPS62221DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALO	Samples
TPS62222DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	APP	Samples
TPS62222DDCRG4	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	APP	Samples
TPS62222DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	APP	Samples
TPS62222DDCTG4	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	APP	Samples
TPS62223DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALX	Samples
TPS62223DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALX	Samples
TPS62224DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALQ	Samples
TPS62224DDCRG4	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALQ	Samples
TPS62224DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALQ	Samples
TPS62225DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NXY	Samples
TPS62225DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NXY	Samples
TPS62227DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BRZ	Samples



PACKAGE OPTION ADDENDUM

20-Jul-2019

Orderable Device	Status	Package Type	_	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS62227DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	BRZ	Samples
TPS62228DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	EH	Samples
TPS62229DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	EJ	Samples
TPS62229DDCTG4	ACTIVE	SOT-23-THIN	DDC	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	EJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

20-Jul-2019

n no event shall TI's liability arisir	ng out of such information exceed the total	purchase price of the TI part(s) a	at issue in this document sold by	/ TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Jul-2019

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62220DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62220DDCR	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62220DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62220DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62221DDCR	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62221DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62222DDCR	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62222DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62223DDCR	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62223DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62224DDCR	SOT-	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Jul-2019

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	23-THIN											
TPS62224DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62225DDCR	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62225DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62227DDCR	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62227DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62227DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS62227DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62228DDCR	SOT- 23-THIN	DDC	5	3000	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3
TPS62229DDCT	SOT- 23-THIN	DDC	5	250	180.0	8.4	3.1	3.05	1.1	4.0	8.0	Q3



*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62220DDCR	SOT-23-THIN	DDC	5	3000	203.0	203.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 20-Jul-2019

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62220DDCR	SOT-23-THIN	DDC	5	3000	180.0	180.0	85.0
TPS62220DDCT	SOT-23-THIN	DDC	5	250	203.0	203.0	35.0
TPS62220DDCT	SOT-23-THIN	DDC	5	250	180.0	180.0	85.0
TPS62221DDCR	SOT-23-THIN	DDC	5	3000	180.0	180.0	85.0
TPS62221DDCT	SOT-23-THIN	DDC	5	250	180.0	180.0	85.0
TPS62222DDCR	SOT-23-THIN	DDC	5	3000	180.0	180.0	85.0
TPS62222DDCT	SOT-23-THIN	DDC	5	250	180.0	180.0	85.0
TPS62223DDCR	SOT-23-THIN	DDC	5	3000	180.0	180.0	85.0
TPS62223DDCT	SOT-23-THIN	DDC	5	250	180.0	180.0	85.0
TPS62224DDCR	SOT-23-THIN	DDC	5	3000	180.0	180.0	85.0
TPS62224DDCT	SOT-23-THIN	DDC	5	250	180.0	180.0	85.0
TPS62225DDCR	SOT-23-THIN	DDC	5	3000	202.0	201.0	28.0
TPS62225DDCT	SOT-23-THIN	DDC	5	250	202.0	201.0	28.0
TPS62227DDCR	SOT-23-THIN	DDC	5	3000	180.0	180.0	85.0
TPS62227DDCR	SOT-23-THIN	DDC	5	3000	203.0	203.0	35.0
TPS62227DDCT	SOT-23-THIN	DDC	5	250	203.0	203.0	35.0
TPS62227DDCT	SOT-23-THIN	DDC	5	250	180.0	180.0	85.0
TPS62228DDCR	SOT-23-THIN	DDC	5	3000	180.0	180.0	85.0
TPS62229DDCT	SOT-23-THIN	DDC	5	250	180.0	180.0	85.0

DDC (R-PDSO-G5)

PLASTIC SMALL-OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AB (5 pin).



DDC (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated