

## 2.25 MHz 400-mA Step Down Converter With Selectable VOUT

### FEATURES

- High Efficiency Step Down Converter
- Output Current up to 400 mA
- $V_{IN}$  Range From 2V to 6V for Li-Ion Batteries With Extended Voltage Range
- 2.25 MHz Fixed Frequency Operation
- Pin-Selectable Fixed Output Voltage
- Power Save Mode for Highest Efficiency
- Automatic transition between PFM and PWM Mode
- Voltage Positioning in PFM Mode
- Typical 15- $\mu$ A Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- Available in 2x2x0,8 mm SON Package
- Allows <1 mm Solution Height

### APPLICATIONS

- Low Power Processor Supply
- Cell Phones, Smart-phones
- Navigation Systems
- Low Power DSP Supply
- Portable Media Players
- Digital Cameras

### DESCRIPTION

The TPS62270 device is a high efficiency synchronous step down DC-DC converter optimized for battery powered portable applications. It provides up to 400 mA output current from a single Li-Ion cell.



With an input voltage range of 2 V to 6 V the device supports Li-Ion batteries with extended voltage range, and is ideal to power portable applications like mobile phones and other portable equipment.

The TPS62270 operates at 2.25 MHz fixed switching frequency and enters Power Save Mode operation at light load currents to maintain high efficiency over the entire load current range. The Power Save Mode is optimized for low output voltage ripple.

With the VSEL pin, two different fixed output voltages can be selected. This function features a dynamic voltage scaling for low power processor cores.

In the shutdown mode, the current consumption is reduced to less than 1 $\mu$ A. TPS62270 allows the use of small inductors and capacitors to achieve a small solution size.

The TPS62270 is available in a 2 mm  $\times$  2 mm, 6-pin SON package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPad is a trademark of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ORDERING INFORMATION

| T <sub>A</sub> | PART NUMBER <sup>(1)</sup> | OUTPUT VOLTAGE <sup>(2)</sup> |          | PACKAGE DESIGNATOR | ORDERING <sup>(1)</sup> | PACKAGE MARKING |
|----------------|----------------------------|-------------------------------|----------|--------------------|-------------------------|-----------------|
|                |                            | VSEL = 1                      | VSEL = 0 |                    |                         |                 |
| –40°C to 85°C  | TPS62270                   | 1.15 V                        | 0.9 V    | DRV                | TPS62270DRV             | CCX             |
|                | TPS62272                   | 3.3V                          | 2.1V     | DRV                | TPS62272DRV             | OAM             |
|                | TPS62273                   | 3.3V                          | 2.5V     | DRV                | TPS62273DRV             | CGW             |

- (1) The DRV (SON2x2) package is available in tape on reel. Add R suffix to order quantities of 3000 parts per reel, add T suffix to order quantities of 250 parts per reel.  
 (2) contact TI for other fixed output voltage options.

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|                                    |                                        | VALUE                | UNIT |
|------------------------------------|----------------------------------------|----------------------|------|
| Input voltage range <sup>(2)</sup> |                                        | –0.3 to 7            | V    |
| Voltage range at EN, VSEL          |                                        | –0.3 to VIN +0.3, ≤7 | V    |
| Voltage on SW                      |                                        | –0.3 to 7            | V    |
| Peak output current                |                                        | Internally limited   | A    |
| ESD rating <sup>(3)</sup>          | HBM Human body model                   | 2                    | kV   |
|                                    | CDM Charge device model                | 1                    |      |
|                                    | Machine model                          | 200                  | V    |
| T <sub>J</sub>                     | Maximum operating junction temperature | –40 to 125           | °C   |
| T <sub>stg</sub>                   | Storage temperature range              | –65 to 150           | °C   |

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.  
 (2) All voltage values are with respect to network ground terminal.  
 (3) The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin. The machine model is a 200 pF capacitor discharged directly into each pin.

### DISSIPATION RATINGS

| PACKAGE | R <sub>θJA</sub> | POWER RATING FOR T <sub>A</sub> ≤ 25°C | DERATING FACTOR ABOVE T <sub>A</sub> = 25°C |
|---------|------------------|----------------------------------------|---------------------------------------------|
| DRV     | 76°C/W           | 1300 mW                                | 13 mW/°C                                    |

### RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

|                 |                                | MIN | NOM | MAX | UNIT |
|-----------------|--------------------------------|-----|-----|-----|------|
| V <sub>IN</sub> | Supply Voltage                 | 2   |     | 6   | V    |
| T <sub>A</sub>  | Operating ambient temperature  | –40 |     | 85  | °C   |
| T <sub>J</sub>  | Operating junction temperature | –40 |     | 125 | °C   |

## ELECTRICAL CHARACTERISTICS


Over full operating ambient temperature range, typical values are at  $T_A = 25^\circ\text{C}$ . Unless otherwise noted, specifications apply for condition  $V_{IN} = EN = 3.6\text{V}$ . External components  $C_{IN} = 4.7\mu\text{F}$  0603,  $C_{OUT} = 10\mu\text{F}$  0603,  $L = 2\mu\text{H}$ , see the parameter measurement information.

| PARAMETER           |                                                     | TEST CONDITIONS                                                                   | MIN                                                                                              | TYP      | MAX       | UNIT             |           |   |
|---------------------|-----------------------------------------------------|-----------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|----------|-----------|------------------|-----------|---|
| <b>SUPPLY</b>       |                                                     |                                                                                   |                                                                                                  |          |           |                  |           |   |
| $V_{IN}$            | Input voltage range                                 |                                                                                   | 2                                                                                                |          | 6         | V                |           |   |
| $I_{OUT}$           | Output current                                      | $2.5\text{ V} \leq V_{IN} \leq 6\text{ V}$                                        |                                                                                                  |          | 400       | mA               |           |   |
|                     |                                                     | $2\text{ V} \leq V_{IN} \leq 2.5\text{ V}$                                        |                                                                                                  |          | 150       |                  |           |   |
| $I_Q$               | Operating quiescent current                         | $I_{OUT} = 0\text{ mA}$ , device not switching                                    |                                                                                                  | 15       |           | $\mu\text{A}$    |           |   |
|                     |                                                     | $I_{OUT} = 0\text{ mA}$ , device switching with no load, $V_{OUT} = 1.15\text{V}$ |                                                                                                  | 18       |           |                  |           |   |
| $I_{SD}$            | Shutdown current                                    | $EN = \text{GND}$                                                                 |                                                                                                  | 0.1      | 1         | $\mu\text{A}$    |           |   |
| UVLO                | Undervoltage lockout threshold                      | Falling                                                                           |                                                                                                  | 1.85     |           | V                |           |   |
|                     |                                                     | Rising                                                                            |                                                                                                  | 1.95     |           |                  |           |   |
| <b>ENABLE, VSEL</b> |                                                     |                                                                                   |                                                                                                  |          |           |                  |           |   |
| $V_{IH}$            | High level input voltage, EN, VSEL                  | $2\text{ V} \leq V_{IN} \leq 6\text{ V}$                                          | 1                                                                                                |          | $V_{IN}$  | V                |           |   |
| $V_{IL}$            | Low Level Input Voltage, EN, VSEL                   | $2\text{ V} \leq V_{IN} \leq 6\text{ V}$                                          | 0                                                                                                |          | 0.4       | V                |           |   |
| $I_{IN}$            | Input bias Current, EN, VSEL                        | $EN, VSEL = \text{GND or } V_{IN}$                                                |                                                                                                  | 0.01     | 1.0       | $\mu\text{A}$    |           |   |
| <b>POWER SWITCH</b> |                                                     |                                                                                   |                                                                                                  |          |           |                  |           |   |
| $R_{DS(on)}$        | High side MOSFET on-resistance                      | $V_{IN} = V_{GS} = 3.6\text{V}$ , $T_A = 25^\circ\text{C}$                        |                                                                                                  | 240      | 480       | m $\Omega$       |           |   |
|                     | Low side MOSFET on-resistance                       | $V_{IN} = V_{GS} = 3.6\text{V}$ , $T_A = 25^\circ\text{C}$                        |                                                                                                  | 180      | 380       |                  |           |   |
| $I_{LIMF}$          | Forward current limit MOSFET high-side and low side | $V_{IN} = V_{GS} = 3.6\text{ V}$                                                  | 0.56                                                                                             | 0.7      | 0.84      | A                |           |   |
| $T_{SD}$            | Thermal shutdown                                    | Increasing junction temperature                                                   |                                                                                                  | 140      |           | $^\circ\text{C}$ |           |   |
|                     | Thermal shutdown hysteresis                         | Decreasing junction temperature                                                   |                                                                                                  | 20       |           |                  |           |   |
| <b>OSCILLATOR</b>   |                                                     |                                                                                   |                                                                                                  |          |           |                  |           |   |
| $f_{SW}$            | Oscillator frequency                                | $2\text{ V} \leq V_{IN} \leq 6\text{ V}$                                          | 2                                                                                                | 2.25     | 2.5       | MHz              |           |   |
| <b>OUTPUT</b>       |                                                     |                                                                                   |                                                                                                  |          |           |                  |           |   |
| $V_{OUT}$           | Output voltage PWM                                  | TPS62270                                                                          | PWM operation, $2\text{ V} \leq V_{IN} \leq 6\text{ V}$ ,<br>FB pin connected to $V_{OUT}^{(1)}$ | VSEL = 1 | 1.13      | 1.15             | 1.16<br>7 | V |
|                     |                                                     |                                                                                   |                                                                                                  | VSEL = 0 | 0.88<br>6 | 0.9              | 0.91<br>4 |   |
|                     |                                                     | TPS62272                                                                          | PWM operation, $2\text{ V} \leq V_{IN} \leq 6\text{ V}$ ,<br>FB pin connected to $V_{OUT}^{(1)}$ | VSEL = 1 | 3.23      | 3.3              | 3.37      |   |
|                     |                                                     |                                                                                   |                                                                                                  | VSEL = 0 | 2.06      | 2.1              | 2.14      |   |
|                     |                                                     | TPS62273                                                                          | PWM operation,<br>FB pin connected to $V_{OUT}^{(1)}$                                            | VSEL = 1 | 3.23      | 3.3              | 3.37      |   |
|                     |                                                     |                                                                                   |                                                                                                  | VSEL = 0 | 2.45      | 2.5              | 2.55      |   |
| $V_{OUT}$           | Output voltage in PFM mode, voltage positioning     | TPS62270                                                                          |                                                                                                  | VSEL = 1 |           | 1.16             | V         |   |
|                     |                                                     |                                                                                   |                                                                                                  | VSEL = 0 |           | 0.91             |           |   |
|                     |                                                     | TS62272                                                                           |                                                                                                  | VSEL = 1 |           | 3.34             |           |   |
|                     |                                                     |                                                                                   |                                                                                                  | VSEL = 0 |           | 2.12             |           |   |
|                     |                                                     | TPS62273                                                                          |                                                                                                  | VSEL = 1 |           | 3.34             |           |   |
|                     |                                                     |                                                                                   |                                                                                                  | VSEL = 0 |           | 2.53             |           |   |
| $t_{Start}$         | Start-up time                                       | Time from active EN to reach 95% of $V_{OUT}$                                     |                                                                                                  | 500      |           | $\mu\text{s}$    |           |   |
| $t_{Ramp}$          | $V_{OUT}$ ramp up time                              | Time to ramp from 5% to 95% of $V_{OUT}$                                          |                                                                                                  | 250      |           | $\mu\text{s}$    |           |   |
| $I_{lkg}$           | Leakage Current into SW pin                         | $V_{IN} = 3.6\text{ V}$ , $V_{IN} = V_{OUT} = V_{SW}$ , $EN = \text{GND}^{(2)}$   |                                                                                                  | 0.1      | 1         | $\mu\text{A}$    |           |   |

(1) For  $V_{IN} = V_{OUT} + 0.6\text{ V}$

(2) In fixed output voltage versions, the internal resistor divider network is disconnected from FB pin.


**PIN ASSIGNMENTS**




**TERMINAL FUNCTIONS**

| TERMINAL        |           | I/O | DESCRIPTION                                                                                                                                                                                 |
|-----------------|-----------|-----|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME            | NO. (SON) |     |                                                                                                                                                                                             |
| V <sub>IN</sub> | 5         | PWR | V <sub>IN</sub> power supply pin.                                                                                                                                                           |
| GND             | 6         | PWR | GND supply pin                                                                                                                                                                              |
| EN              | 4         | I   | This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.               |
| SW              | 1         | OUT | This is the switch pin and is connected to the internal MOSFET switches. Connect the inductor to this terminal                                                                              |
| FB              | 3         | I   | Feedback Pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output voltage option, connect this pin directly to the output capacitor |
| VSEL            | 2         | I   | Voltage Select input. Please refer to table ordering information for available output voltage selections.                                                                                   |

**FUNCTIONAL BLOCK DIAGRAM**



## PARAMETER MEASUREMENT INFORMATION



L: MIPS2520D2R2 2.0  $\mu$ H  
 $C_{IN}$ : GRM188R60J106M 4.7  $\mu$ F  
 $C_{OUT}$ : GRM188R60J106M 10  $\mu$ F

## TYPICAL CHARACTERISTICS

### Table of Graphs

|                                         |                          | Figure                    |
|-----------------------------------------|--------------------------|---------------------------|
| Efficiency                              | vs Output Current        | <a href="#">Figure 1</a>  |
| Efficiency                              | vs Output Current        | <a href="#">Figure 2</a>  |
| Efficiency                              | vs Output Current        | <a href="#">Figure 3</a>  |
| Output voltage                          | vs Output Current        | <a href="#">Figure 4</a>  |
| Output Voltage                          | vs Output Current        | <a href="#">Figure 5</a>  |
| Output Voltage                          | vs Output Current        | <a href="#">Figure 6</a>  |
| Output Voltage                          | vs Output Current        | <a href="#">Figure 7</a>  |
| Output Voltage                          | vs Output Current        | <a href="#">Figure 8</a>  |
| Output Voltage                          | vs Output Current        | <a href="#">Figure 9</a>  |
| PWM Mode Operation                      |                          | <a href="#">Figure 10</a> |
| PFM Mode Operation                      |                          | <a href="#">Figure 11</a> |
| Load Transient Response                 | PFM Mode                 | <a href="#">Figure 12</a> |
| Load Transient Response                 | PFM/PWM Mode             | <a href="#">Figure 13</a> |
| Load Transient Response                 | PFM/PWM Mode             | <a href="#">Figure 14</a> |
| VSEL Output Voltage Response            |                          | <a href="#">Figure 15</a> |
| Startup in 10 $\Omega$ Load             | at 1.15 V Output Voltage | <a href="#">Figure 16</a> |
| Startup in 100 $\Omega$ Load            | at 0.9 V Output Voltage  | <a href="#">Figure 17</a> |
| Startup in 220 $\Omega$ Load            | at 2.1 V Output Voltage  | <a href="#">Figure 18</a> |
| Startup in 220 $\Omega$ Load            | at 3.3 V Output Voltage  | <a href="#">Figure 19</a> |
| Quiescent Current                       | vs Input Voltage         | <a href="#">Figure 20</a> |
| Shutdown Current                        | vs Input Voltage         | <a href="#">Figure 21</a> |
| Static Drain Source On-state Resistance | vs Input Voltage         | <a href="#">Figure 22</a> |
| Static Drain Source On-state Resistance | vs Input Voltage         | <a href="#">Figure 23</a> |




Figure 1.




Figure 2.




Figure 3.








Figure 4.






Figure 9.




Figure 10.




Figure 11.





Figure 12.




LOAD TRANSIENT RESPONSE PFM/PWM MODE



Time base - 20  $\mu$ s/Div

Figure 13.


LOAD TRANSIENT RESPONSE PFM/PWM MODE



Time base - 20  $\mu$ s/Div

Figure 14.


VSEL OUTPUT VOLTAGE RESPONSE



Time base - 20  $\mu$ s/Div

Figure 15.

STARTUP IN 10  $\Omega$  LOAD  
AT 1.15 V OUTPUT VOLTAGE



Time base - 100  $\mu$ s/Div

Figure 16.




Figure 17.




Figure 18.








Figure 19.





## DETAILED DESCRIPTION

### OPERATION

The TPS62270 step down converter operates with typically 2.25 MHz fixed frequency pulse width modulation (PWM) at moderate to heavy load currents. At light load currents the converter automatically enters Power Save Mode and operates then in PFM mode.

During PWM operation the converter use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the High Side MOSFET switch is turned on. The current flows now from the input capacitor via the High Side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic will turn off the switch. The current limit comparator will also turn off the switch in case the current limit of the High Side MOSFET switch is exceeded. After a dead time preventing shoot through current, the Low Side MOSFET rectifier is turned on and the inductor current will ramp down. The current flows now from the inductor to the output capacitor and to the load. It returns back to the inductor through the Low Side MOSFET rectifier.

The next cycle will be initiated by the clock signal again turning off the Low Side MOSFET rectifier and turning on the on the High Side MOSFET switch.

### Power Save Mode

If the load current decreases, the converter will enter Power Save Mode operation automatically. During Power Save Mode the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency.

The transition from PWM mode to PFM mode occurs once the inductor current in the Low Side MOSFET switch becomes zero, which indicates discontinuous conduction mode.

During the Power Save Mode the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of  $V_{OUT} + 1\%$ , the device starts a PFM current pulse. For this the High Side MOSFET switch will turn on and the inductor current ramps up. After the On-time expires the switch will be turned off and the Low Side MOSFET switch will be turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current the output voltage will rise. If the output voltage is equal or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical  $15\mu A$  current consumption.

In case the output voltage is still below the PFM comparator threshold, further PFM current pulses will be generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold.

With a fast single threshold comparator, the output voltage ripple during PFM mode operation can be kept very small. The PFM Pulse is timing controlled, which allows to modify the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple depends in first order on the size of the output capacitor and the inductor value. Increasing output capacitor values and/or inductor values will minimize the output ripple.

The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode.




Figure 24. Power Save Mode

### 100% Duty Cycle Low Dropout Operation

The device starts to enter 100% duty cycle Mode once the input voltage comes close the nominal output voltage. In order to maintain the output voltage, the High Side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing VIN the High Side MOSFET switch is turned on completely. In this case the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

$$V_{in_{min}} = V_{out_{max}} + I_{out_{max}} \times (R_{DS(on)_{max}} + R_L)$$

With

$I_{out_{max}}$  = maximum output current plus inductor ripple current

$R_{DS(on)_{max}}$  = maximum P-channel switch  $R_{DS(on)}$ .

$R_L$  = DC resistance of the inductor

$V_{out_{max}}$  = nominal output voltage plus maximum output voltage tolerance

### Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the output stage of the converter. The undervoltage lockout threshold is typically 1.85V with falling VIN.

### Output Voltage Selection VSEL

The VSEL pin features output voltage selection. The output voltages are set with an internal high precision feedback divider network. No further external components for output voltage setting or compensation are required. This features smallest solution size.

Connecting the VSEL pin to an external logic control signal allows simple dynamic voltage scaling for low power processors cores. During operation of the device, the output voltage can be changed with VSEL pin.

This allows setting the core voltage of an processor according to its operating mode and helps to optimize power consumption. Table 1 shows an overview of the selectable output voltages.

**Table 1. VSEL Output Voltage Selection**

| DEVICE   | OUTPUT VOLTAGE VOUT |             |
|----------|---------------------|-------------|
|          | VSEL = low          | VSEL = high |
| TPS62270 | 0.9 V               | 1.15 V      |
| TPS62272 | 2.1V                | 3.3V        |
| TPS62273 | 2.5V                | 3.3V        |

### Enable

The device is enabled setting EN pin to high. During the start up time  $t_{\text{Start up}}$  the internal circuits are settled. Afterwards the device activates the soft start circuit. The EN input can be used to control power sequencing in a system with various DC/DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails.

### Soft Start

The TPS62270 has an internal soft start circuit that controls the ramp up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within typ. 250 $\mu$ s. This limits the inrush current in the converter during start up and prevents possible input voltage drops when a battery or high impedance power source is used. The Soft start circuit is enabled after the start up time  $t_{\text{Start up}}$  has expired.

### Short-Circuit Protection

The High Side and Low Side MOSFET switches are short-circuit protected with maximum output current =  $I_{\text{LIMF}}$ . Once the High Side MOSFET switch reaches its current limit, it is turned off and the Low Side MOSFET switch is turned on. The High Side MOSFET switch can only turn on again, once the current in the Low Side MOSFET switch decreases below its current limit.

### Thermal Shutdown

As soon as the junction temperature,  $T_J$ , exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the High Side and Low Side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

## APPLICATION INFORMATION




Figure 25. TPS62270DRV Application Circuit

### OUTPUT FILTER DESIGN (INDUCTOR AND OUTPUT CAPACITOR)

The TPS62270 is designed to operate with inductors in the range of 1.5µH to 4.7µH and with output capacitors in the range of 4.7µF to 22µF. The part is optimized for operation with a 2.2µH inductor and 10µF output capacitor. Larger or smaller inductor values can be used to optimize the performance of the device for specific operation conditions. For stable operation, the L and C values of the output filter may not fall below 1µH effective inductance and 3.5µF effective capacitance.

#### Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor has to be rated for its dc resistance and saturation current. The inductor ripple current ( $\Delta I_L$ ) decreases with higher inductance and increases with higher  $V_I$  or  $V_O$ .

The inductor selection has also impact on the output voltage ripple in PFM mode. Higher inductor values will lead to lower output voltage ripple and higher PFM frequency, lower inductor values will lead to a higher output voltage ripple but lower PFM frequency.

[Equation 1](#) calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with [Equation 2](#). This is recommended because during heavy load transient the inductor current will rise above the calculated value.

$$\Delta I_L = V_{out} \times \frac{1 - \frac{V_{out}}{V_{in}}}{L \times f} \quad (1)$$

$$I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2} \quad (2)$$

With:

f = Switching Frequency (2.25 MHz typical)

L = Inductor Value

$\Delta I_L$  = Peak to Peak inductor ripple current

$I_{Lmax}$  = Maximum Inductor current

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter.

Accepting larger values of ripple current allows the use of low inductance values, but results in higher output voltage ripple, greater core losses, and lower output current capability.

The total losses of the coil have a strong impact on the efficiency of the DC/DC conversion and consist of both the losses in the dc resistance ( $R_{(DC)}$ ) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

**Table 2. List of Inductors**

| DIMENSIONS<br>[mm <sup>3</sup> ] | INDUCTOR TYPE    | SUPPLIER       |
|----------------------------------|------------------|----------------|
| 2.5 × 2.0 × 1.0                  | MIPS2520         | FDK            |
| 2.5 × 2.0 × 1.2                  | MIPSA2520        | FDK            |
| 2.5 × 2.0 × 1.0                  | KSLI-252010AG2R2 | Hitachi Metals |
| 2.5 × 2.0 × 1.2                  | LQM2HPN2R2MJ0L   | Murata         |

### Output Capacitor Selection

The advanced fast-response voltage mode control scheme of the TPS62270 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode and the RMS ripple current is calculated as:

$$I_{\text{RMS}C_{\text{out}}} = V_{\text{out}} \times \frac{1 - \frac{V_{\text{out}}}{V_{\text{in}}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}} \quad (3)$$

At nominal load current, the device operates in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{\text{out}} = V_{\text{out}} \times \frac{1 - \frac{V_{\text{out}}}{V_{\text{in}}}}{L \times f} \times \left( \frac{1}{8 \times C_{\text{out}} \times f} + \text{ESR} \right) \quad (4)$$

At light load currents the converter operates in Power Save Mode and the output voltage ripple is dependent on the output capacitor and inductor value. Larger output capacitor and inductor values minimize the voltage ripple in PFM mode and tighten DC output accuracy in PFM mode.

### Input Capacitor Selection

An input capacitor is required for best input voltage filtering, and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a 4.7µF to 10µF ceramic capacitor is recommended. Because ceramic capacitor loses up to 80% of its initial capacitance at 5 V, it is recommended that 10µF input capacitors be used for input voltages >4.5V. The input capacitor can be increased without any limit for better input voltage filtering. Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or VIN step on the input can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

**Table 3. List of Capacitors**

| CAPACITANCE | TYPE              | SIZE mm <sup>3</sup>                  | SUPPLIER |
|-------------|-------------------|---------------------------------------|----------|
| 4.7 µF      | GRM188R60J475K    | 0603: 1.6 × 0.8 × 0.8 mm <sup>3</sup> | Murata   |
| 10 µF       | GRM188R60J106M69D | 0603: 1.6 × 0.8 × 0.8 mm <sup>3</sup> | Murata   |



## LAYOUT CONSIDERATIONS

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Connect the GND Pin of the device to the PowerPad™ of the PCB and use this pad as a star point. Use a common Power GND node and a different node for the Signal GND to minimize the effects of ground noise. Connect these ground nodes together to the PowerPad™ (star point) underneath the IC. Keep the common path to the GND PIN, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The FB line should be connected right to the output capacitor and routed away from noisy components and traces (e.g., SW line).




Figure 26. Suggested Board Layout

**PACKAGING INFORMATION**

| Orderable Device | Status<br>(1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan<br>(2)         | Lead/Ball Finish<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS62270DRVR     | ACTIVE        | WSON         | DRV             | 6    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | CCX                     | <a href="#">Samples</a> |
| TPS62270DRVT     | ACTIVE        | WSON         | DRV             | 6    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | CCX                     | <a href="#">Samples</a> |
| TPS62272DRVR     | ACTIVE        | WSON         | DRV             | 6    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | OAM                     | <a href="#">Samples</a> |
| TPS62272DRVT     | ACTIVE        | WSON         | DRV             | 6    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | OAM                     | <a href="#">Samples</a> |
| TPS62273DRVR     | ACTIVE        | WSON         | DRV             | 6    | 3000        | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | CGW                     | <a href="#">Samples</a> |
| TPS62273DRVT     | ACTIVE        | WSON         | DRV             | 6    | 250         | Green (RoHS & no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM   | -40 to 85    | CGW                     | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS62270DRVR | WSON         | DRV             | 6    | 3000 | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |
| TPS62270DRVT | WSON         | DRV             | 6    | 250  | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |
| TPS62272DRVR | WSON         | DRV             | 6    | 3000 | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |
| TPS62272DRVT | WSON         | DRV             | 6    | 250  | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |
| TPS62273DRVR | WSON         | DRV             | 6    | 3000 | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |
| TPS62273DRVT | WSON         | DRV             | 6    | 250  | 179.0              | 8.4                | 2.2     | 2.2     | 1.2     | 4.0     | 8.0    | Q2            |

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62270DRVR | WSON         | DRV             | 6    | 3000 | 203.0       | 203.0      | 35.0        |
| TPS62270DRVT | WSON         | DRV             | 6    | 250  | 203.0       | 203.0      | 35.0        |
| TPS62272DRVR | WSON         | DRV             | 6    | 3000 | 203.0       | 203.0      | 35.0        |
| TPS62272DRVT | WSON         | DRV             | 6    | 250  | 203.0       | 203.0      | 35.0        |
| TPS62273DRVR | WSON         | DRV             | 6    | 3000 | 203.0       | 203.0      | 35.0        |
| TPS62273DRVT | WSON         | DRV             | 6    | 250  | 203.0       | 203.0      | 35.0        |

## GENERIC PACKAGE VIEW

DRV 6

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4206925/F



4222173/B 04/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS

4222173/B 04/2018

NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



# EXAMPLE STENCIL DESIGN

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7  
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:30X

4222173/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated