

# Single-Inductor, Multiple-Output (SIMO) Regulator for AMOLED

#### **FEATURES**

- 2.3-V to 5.5-V Input Voltage Range
- 1% Output Voltage Accuracy
- Low-Noise Operation
- 750-mW Output Power at V<sub>in</sub> = 2.9 V
- SIMO Regulator Technology
- Fixed 4.6-V Positive Output Voltage
- Negative Output Voltage Down to –6 V
- Advanced Power-Save Mode for Light-Load Efficiency

- Out-of-Audio Mode
- Short-Circuit Protection
- Excellent Line Regulation
- Thermal Shutdown
- 3-mm × 3-mm Thin QFN Package


## **APPLICATIONS**

Active-Matrix OLED Power Supply

#### DESCRIPTION

The TPS65136 is designed to provide best-in-class picture quality for active-matrix OLED (AMOLED) displays that require positive and negative supply rails. With its wide input voltage range, the device is ideally suited for AMOLED displays, which are used in mobile phones or SmartPhone™ devices. With the new single-inductor multiple-output (SIMO) technology, the smallest possible solution size is achieved. The device operates with a buck-boost topology and generates both positive and negative output voltages above or below the input voltage rail. The SIMO technology enables excellent line and load regulation. Excellent line-transient regulation is required to avoid disturbance of the AMOLED display as a result of input voltage variations that occur during transmit periods in mobile communication systems.

#### TYPICAL APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SmartPhone is a trademark of Pinakin Dinesh.

All other trademarks are the property of their respective owners.






These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### ORDERING INFORMATION<sup>(1)</sup>

| T <sub>A</sub> | OPTIONS                    | ORDERING P/N | PACKAGE | PACKAGE MARKING |
|----------------|----------------------------|--------------|---------|-----------------|
| -40°C to 85°C  | 4.6 V fixed <sup>(2)</sup> | TPS65136RTE  | RTE     | cco             |

- (1) The RTE package is available in tape and reel. Add R suffix (TPS65136RTER) to order quantities of 3000 parts per reel. For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.
- (2) Contact the factory for other output voltage options.

#### **16-Terminal TQFN PACKAGE**




## **TERMINAL FUNCTIONS**

| TERM        | IINAL     | 1/0 | DESCRIPTION                                                                                                                          |
|-------------|-----------|-----|--------------------------------------------------------------------------------------------------------------------------------------|
| NAME        | NO.       | 1/0 | DESCRIPTION                                                                                                                          |
| EN          | 8         | I   | Input pin to enable the device. Pulling this pin high enables the device. This pin has an internal 500-k $\Omega$ pulldown resistor. |
| FB          | 7         | I   | Feedback regulation input for the positive output voltage rail                                                                       |
| FBG         | 6         | I   | Feedback regulation input                                                                                                            |
| GND         | 5         | _   | Analog ground                                                                                                                        |
| L1          | 13, 14    | I/O | Inductor terminal                                                                                                                    |
| L2          | 15, 16    | I/O | Inductor terminal                                                                                                                    |
| OUTN        | 2, 3      | 0   | Negative output                                                                                                                      |
| OUTP        | 9, 10     | 0   | Positive output                                                                                                                      |
| PGND        | 11, 12    | _   | Power GND                                                                                                                            |
| VAUX        | 4         | 0   | Reference voltage output. This pin requires a 100-nF capacitor for stability.                                                        |
| VIN         | 1         | I   | Input supply                                                                                                                         |
| Exposed the | ermal die | -   | Connect this pad to analog GND.                                                                                                      |



# **FUNCTIONAL BLOCK DIAGRAM**



B0299-0



# ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range (unless otherwise noted).

|                  |                                        | VALUE                         | UNIT |
|------------------|----------------------------------------|-------------------------------|------|
|                  | Input voltage range VIN <sup>(2)</sup> | -0.3 to 7                     | V    |
|                  | Voltage range at EN                    | -0.3 to 7                     | V    |
|                  | Voltage range at L1, OUTN              | -8 to 7                       | V    |
|                  | Voltage range at FBG                   | -0.5 to 0.5                   | V    |
|                  | Voltage range at L2, OUTP, FB          | -0.3 to 7                     | ٧    |
|                  | ESD rating, HBM                        | 2                             | kV   |
|                  | ESD rating, MM                         | 200                           | V    |
|                  | ESD rating, CDM                        | 1                             | kV   |
|                  | Continuous total power dissipation     | See Dissipation Ratings Table |      |
| TJ               | Operating junction temperature range   | -40 to 150                    | °C   |
| T <sub>A</sub>   | Operating ambient temperature range    | -40 to 85                     | °C   |
| T <sub>stg</sub> | Storage temperature range              | -65 to 150                    | °C   |

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

## **DISSIPATION RATINGS**

| PACKAGE | R <sub>θJA</sub> <sup>(1)</sup> | T <sub>A</sub> ≤ 25°C<br>POWER RATING | T <sub>A</sub> = 70°C<br>POWER RATING | T <sub>A</sub> = 85°C<br>POWER RATING |
|---------|---------------------------------|---------------------------------------|---------------------------------------|---------------------------------------|
| RTE     | 40°C/W                          | 2.5 W                                 | 1.37 W                                | 1 W                                   |

<sup>(1)</sup> Thermal resistance measured on a printed circuit board using thermal vias.

# RECOMMENDED OPERATING CONDITIONS

|                 |                                | MIN | TYP MA | UNIT |
|-----------------|--------------------------------|-----|--------|------|
| V <sub>in</sub> | Input voltage range            | 2.3 | 5.     | 5 V  |
| T <sub>A</sub>  | Operating ambient temperature  | -40 | 8      | 5 °C |
| TJ              | Operating junction temperature | -40 | 12     | 5 °C |

# **ELECTRICAL CHARACTERISTICS**

 $V_{in} = 3.7 \text{ V}$ , EN = VIN, OUTP = 4.6 V, OUTN = -5.4 V,  $T_A = -40 ^{\circ}\text{C}$  to 85°C; typical values are at  $T_A = 25 ^{\circ}\text{C}$  (unless otherwise noted).

|                  | PARAMETER                                        | TEST CONDITIONS                  | MIN TYP  | MAX      | UNIT |
|------------------|--------------------------------------------------|----------------------------------|----------|----------|------|
| SUPPLY           | CURRENT                                          | '                                |          |          |      |
| V <sub>in</sub>  | Input voltage range                              |                                  | 2.3      | 5.5      | V    |
| IQ               | Operating quiescent current into V <sub>in</sub> |                                  | 1.7      |          | mA   |
| I <sub>SD</sub>  | Shutdown current into V <sub>in</sub>            |                                  | 0.1      | 2        | μΑ   |
| V                | I le demicita de la electritata de electri       | V <sub>in</sub> falling          | 1.8      | 2        | V    |
| $V_{UVLO}$       | Undervoltage lockout threshold                   | V <sub>in</sub> rising           | 2        | 2.3      | V    |
|                  | Thermal shutdown                                 |                                  | 140      |          | °C   |
|                  | Thermal shutdown hysteresis                      |                                  | 5        |          | °C   |
| ENABLE           |                                                  | ·                                | <u>.</u> | <u> </u> |      |
| V <sub>H</sub>   | Logic high-level voltage                         | V <sub>in</sub> = 2.5 V to 5.5 V | 1.2      |          | V    |
| $V_L$            | Logic low-level voltage                          | V <sub>in</sub> = 2.5 V to 5.5 V |          | 0.4      | V    |
| R                | Pulldown resistor                                |                                  | 500      |          | kΩ   |
| OUTPUT           | •                                                |                                  | •        |          |      |
| OVP <sub>P</sub> | Positive overvoltage protection                  | I <sub>out</sub> = 10 mA         | 5.5 7    |          | V    |

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated

<sup>(2)</sup> All voltage values are with respect to network ground terminal.



# **ELECTRICAL CHARACTERISTICS (continued)**

 $V_{in} = 3.7 \text{ V}$ , EN = VIN, OUTP = 4.6 V, OUTN = -5.4 V,  $T_A = -40^{\circ}\text{C}$  to 85°C; typical values are at  $T_A = 25^{\circ}\text{C}$  (unless otherwise noted).

|                     | PARAMETER                                                  | TEST CONDITIONS                                              | MIN   | TYP   | MAX   | UNIT  |
|---------------------|------------------------------------------------------------|--------------------------------------------------------------|-------|-------|-------|-------|
| V <sub>outn</sub>   | Negative output voltage range                              |                                                              | -2.5  |       | -6    | V     |
| OVPN                | Negative overvoltage protection                            |                                                              |       | -7.6  | -6    | V     |
| I <sub>mis</sub>    | Output current mismatch V <sub>pos</sub> /V <sub>neg</sub> |                                                              | -30%  |       | 30%   |       |
| V <sub>outp</sub>   | Positive output voltage regulation                         |                                                              | 4.554 | 4.6   | 4.646 | V     |
| t <sub>dly</sub>    | Sequencing delay                                           | V <sub>pos</sub> start to V <sub>neg</sub> start             | 6     | 8.7   | 11    | ms    |
| $V_{FBG}$           | Feedback ground regulation                                 |                                                              | -10   | 0     | 10    | mV    |
|                     | M1 MOSFET on-resistance                                    | I <sub>sw</sub> = 100 mA                                     |       | 200   |       |       |
| -                   | M2 MOSFET on-resistance                                    | I <sub>sw</sub> = 100 mA                                     |       | 400   |       | mΩ    |
| r <sub>DS(on)</sub> | M3 MOSFET on-resistance                                    | I <sub>sw</sub> = 100 mA                                     |       | 900   |       | 11122 |
|                     | M4 MOSFET on-resistance                                    | I <sub>sw</sub> = 100 mA                                     |       | 600   |       |       |
| I <sub>SW</sub>     | Switch current limit (M2)                                  | V <sub>in</sub> = 3.7 V                                      | 620   | 700   | 940   | mA    |
|                     |                                                            | V <sub>in</sub> = 2.5 V                                      | 720   | 830   | 1120  |       |
| P <sub>out</sub>    | Output power                                               | $V_{pos} - V_{neg} \le 10 \text{ V}; V_{in} = 2.9 \text{ V}$ | 750   |       |       | mW    |
| fs                  | Switching frequency                                        | I <sub>out</sub> neg = I <sub>out</sub> pos = 30 mA          |       | 1     |       | MHz   |
|                     |                                                            | I <sub>out</sub> neg = I <sub>out</sub> pos = 0 mA           |       | 40    |       | kHz   |
| Vo <sub>low</sub>   | Output pulldown voltage(1)                                 | EN = GND, I <sub>out</sub> neg = I <sub>out</sub> pos = 1 mA |       | 1     |       | V     |
|                     | Line regulation positive output OUTP                       | I <sub>out</sub> neg = I <sub>out</sub> pos = 5 mA           |       | 0     |       | %/V   |
|                     | Line regulation negative output OUTN                       | I <sub>out</sub> neg = I <sub>out</sub> pos = 5 mA           |       | 0.008 |       | %/V   |
|                     | Load regulation positive output OUTP                       | V <sub>in</sub> = 3.7 V                                      |       | 0.27  |       | %/A   |
|                     | Load regulation negative output OUTN                       | V <sub>in</sub> = 3.7 V                                      |       | 0.25  |       | %/A   |

<sup>(1)</sup> The device actively pulls down the outputs during shutdown. The value specifies the output voltage as a current is forced into the outputs during shutdown.


## **TYPICAL CHARACTERISTICS**


# **TABLE OF GRAPHS**

|                                 |                          | FIGURE    |
|---------------------------------|--------------------------|-----------|
| Efficiency                      | vs load current (2.2 μH) | Figure 1  |
| Efficiency                      | vs load current (4.7 μH) | Figure 2  |
| Operation at light load current | DCM operation            | Figure 3  |
| Operation at high load current  | CCM operation            | Figure 4  |
| Line transient response         | I <sub>out</sub> = 30 mA | Figure 5  |
| Line transient response         | I <sub>out</sub> = 50 mA | Figure 6  |
| Start-up                        |                          | Figure 7  |
| Switching frequency             | vs load current          | Figure 8  |
| Quiescent current               | vs input voltage         | Figure 9  |
| Maximum output current          | 2.2 μH, LPS3008-222      | Figure 10 |
| Maximum output current          | 2.2 μH, LPF3010-2R2      | Figure 11 |
| Maximum output current          | 4.7 μH, LPS3008-472      | Figure 12 |
| Maximum output current          | 4.7 μH, LPF3010-4R7      | Figure 13 |


Product Folder Link(s): TPS65136







# OPERATION AT LIGHT LOAD CURRENT DCM OPERATION SW 5V/div 1- Vpos 20mV/div 2- Vpos 4.6 V Vpos 4.6 V Vpos 4.6 V Vpos -5 V Io = 10 mA 500ns/div Figure 3.












Figure 7.










Submit Documentation Feedback

Vo - Output Voltage - V





#### **DETAILED DESCRIPTION**

The TPS65136 operates with a four-switch buck-boost converter topology, generating a negative and a positive output voltage with a single inductor. The device uses the SIMO regulator technology featuring best-in-class line-transient regulation, buck-boost mode for the positive and negative outputs, and highest efficiency over the entire load-current range. High efficiency over the entire load-current range is implemented by reducing the converter switching frequency. Out-of-audio mode avoids the switching frequency going below 20 kHz.

As illustrated in the functional block diagram, the converter operates with two control loops. One error amplifier sets the output voltage for the positive output, OUTP. The ground error amplifier regulates FBG to typically 0 V. Using the external feedback divider allows setting the output voltage of the negative output, OUTN. In principle, the converter topology operates just like any other buck-boost converter topology with the difference that the output voltage across the inductor is the sum of the positive and negative output voltages. With this consideration, all calculations of the buck-boost converter apply for this topology as well. During the first switch cycle, M1 and M2 are closed, connecting the inductor from VIN to GND. During the second switch cycle, the inductor discharges to the positive and negative outputs by closing switches M4 and M3. Because the inductor is discharged to both of the outputs simultaneously, the output voltages can be higher or lower than the input voltage. In addition to that, the converter operates best when the current out of OUTP is equal to the current flowing into OUTN. This is usually the case when driving an AMOLED panel. Any asymmetries in load current can be canceled out by the ground error amplifier connected to FBG. However, this is only possible for current asymmetries of typically 30%. During light load current in discontinuous conduction mode, the converter operates in peak-current-mode control with the switching cycle given by the internal voltage-controlled oscillator (VCO). As the load current increases, the converter operates in continuous-conduction mode. In this mode, the converter moves to peak-current control with the switch cycle given by the fixed off-time. The SIMO regulator topology has excellent line transient regulation when operating in discontinuous conduction mode. As the load current increases, entering continuous conduction mode, the line transient performance is linearly decreased.



# Advanced Power-Save Mode for Light-Load Efficiency

In order to maintain high efficiency over the entire load-current range, the converter reduces its switching frequency as the load current decreases. The advanced power-save mode controls the switching frequency using a voltage-controlled oscillator (VCO). The VCO frequency is proportional to the inductor peak current, with a lower frequency limit of 20 kHz. This avoids disturbance of the audio band and minimizes audible noise coming from the ceramic input and output capacitors. By maintaining a controlled switching frequency, possible EMI is minimized. This is especially important when using the device in mobile phones. See Figure 8 for typical switching frequency versus load current.

## **Buck-Boost Mode Operation**

Buck-boost mode operation allows the input voltage to be higher than the output voltage. This mode allows the use of batteries and supply voltages that are above the fixed 4.6-V output voltage of OUTP.

# **Inherent Excellent Line-Transient Regulation**

The SIMO regulator achieves inherent superior line-transient regulation when operating in discontinuous conduction mode, shown in Figure 5 and Figure 6. In discontinuous conduction mode, the current delivered to the output is given by the inductor peak current and falling slope of the inductor current. This is shown in Figure 14, where the output current, given by the area A, is the same for different input voltages. Because the converter uses peak-current-mode control, the peak current is fixed as long as the load current is fixed. The falling slope of the inductor current is given by the sum of the output voltage and inductor value. This is also a fixed value and independent of the input voltage. Because of this, any change in input voltage changes the converter duty cycle but does not change the inductor peak current or the falling slope of the inductor current. Therefore, the output current, given by the area A (Figure 14), remains constant over any input voltage variation. Because the area A is constant, the converter has an inherently perfect line regulation when operating in discontinuous conduction mode. Entering continuous conduction mode (CCM) linearly decreases the line-transient performance. However, the line-transient response in CCM is still as good as for any standard current-mode-controlled switching converter. The following formulas detail the relations of the TPS65136 converter topology operating in CCM.




Figure 14. Inherently Perfect Line-Transient Regulation

The converter always sees the sum of the negative and positive output voltage, which is calculated as:

$$V_0 = V_{outp} + |V_{outn}|$$

The converter duty cycle is calculated using the efficiency estimation from the data sheet curves or from real application measurements. A 70% efficiency value is a good value to go through the calculations.

$$D = \frac{V_o}{V_{in} \cdot \eta + V_o}$$

The output current for entering continuous conduction mode can be calculated. The switching frequency can be obtained from the data sheet graphs. A frequency of 1.5 MHz is usually sufficient for these types of calculations.



$$I_{c} = \frac{V_{o} \cdot (1 - D)^{2}}{f_{S} \cdot 2 \cdot L}$$
(1)

The inductor ripple current when operating in CCM can also be calculated.

$$\Delta i_L = \frac{V_{in} \cdot D}{L \cdot f_S}$$

Last but not least, the converter switch peak current is calculated.

$$I_{sw} = \frac{V_{in} \cdot D}{2 \cdot f \cdot L} + \frac{I_{out}}{1 - D}$$
 (2)

## **Overvoltage Protection**

The device monitors both the positive and negative output voltages. The positive regulator monitors the positive output and reduces the current limit when the output voltage exceeds the overvoltage protection limit. The negative output is clamped using a zener diode, typically to –7.6 V.

#### **Short-Circuit Protection**

Both outputs are protected against short circuits either to GND or against the other output. For the positive output, the device switching frequency and the current limit are reduced in case of a short circuit.

# **Soft-Start Operation**

The device increases the current limit during soft-start operation to avoid high inrush currents during start-up. The current limit typically ramps up to its full-current limit within 100 µs.

## Start-Up Sequencing

The TPS65136 includes an internal, fixed start-up sequence, where the negative output voltage rail comes up after the positive output voltage rail. The device starts the positive rail first, and an internal counter delays the start-up of the negative rail, typically by 8.7 ms. The negative rail is clamped, typically to –0.4 V, until the internal timer commands the negative rail to start up.




Figure 15. Start-Up Sequencing

#### **Output-Current Mismatch**

The device operates best when the current of the positive output is similar to the current of the negative output. However, the device is able to regulate an output-current mismatch between the outputs of up to 30%. If the output-current mismatch becomes much larger, then one of the outputs goes out of regulation.

#### **Input Capacitor Selection**

The device typically requires a  $10-\mu F$  ceramic input capacitor. Larger values can be used to lower the input voltage ripple. Table 1 lists capacitors suitable for use on the TPS65136 input.

Copyright © 2008, Texas Instruments Incorporated



**Table 1. Input Capacitor Selection** 

| CAPACITOR   | COMPONENT SUPPLIER      | SIZE |
|-------------|-------------------------|------|
| 10 μF/10 V  | Taiyo Yuden LMK212BJ106 | 0805 |
| 10 μF/6.3 V | Taiyo Yuden JMK107BJ106 | 0603 |

# Inductor Selection/Efficiency/Line-Transient Response

The device is internally compensated and provides stable operation with either a 4.7-μH or 2.2-μH inductor. For this type of converter, the inductor selection is a key element in the design process, because it has an impact on several application parameters. The inductor selection influences the converter efficiency, line transient response, and maximum output current. Because the inductor ripple current is fairly large in this type of application, the inductor has a major impact on the overall converter efficiency. Having large inductor ripple current causes the inductor core and magnetizing losses to become dominant. Due to this, an inductor with a larger dc winding resistance can possibly achieve higher converter efficiencies when having lower core and magnetizing losses. Therefore, minimizing inductor ripple current also increases the overall converter efficiency. A 4.7-μH inductor achieves a higher efficiency compared to a 2.2-μH inductor, due to lower inductor ripple current. The inductor value also influences the line transient regulation. This is because the inductor value influences the current range entering continuous conduction mode (CCM). As discussed, the line transient performance decreases when entering CCM. The larger the inductor value, the lower the load current when entering CCM. The formula to calculate the current entering CCM is shown in Equation 1. The inductors listed in Table 2 achieve a good overall converter efficiency while having a low device profile of just 0,8 mm. The inductor saturation current should be 900 mA, depending on the maximum output current of the application. See Equation 2, where the converter switch current limit is calculated. The converter switch current is equal to the peak inductor current.

**Table 2. Inductor Selection** 

| INDUCTOR VALUE | COMPONENT SUPPLIER    | DIMENSIONS in mm              | I <sub>sat</sub> /DCR      |
|----------------|-----------------------|-------------------------------|----------------------------|
| 2.2 μΗ         | Coilcraft LPS3008-222 | 2,95 × 2,95 × 0,8             | 1.1 A/175 mΩ               |
| 2.2 μΗ         | TOKO FDSE0312-2R2     | $3,3 \times 3,3 \times 1,2$   | 1.2 A/160 mΩ               |
| 2.2 μΗ         | ABCO LPF3010T-2R2     | 2,8 × 2,8 × 1                 | 1.0A/100 mΩ                |
| 2.2 μΗ         | Maruwa CXFU0208-2R2   | 2,65 × 2,65 × 0,8             | 0.85A/185 mΩ               |
| 4.7 μΗ         | Maruwa CXFU0208-4R7   | $2,65 \times 2,65 \times 0,8$ | $0.51A/440~\text{m}\Omega$ |
| 4.7 μΗ         | Coilcraft LPS3008-472 | 2,95 × 2,95 × 0,8             | 0.8 A/350 mΩ               |
| 4.7 μΗ         | ABCO LPF3010T-4R7     | 2,8 × 2,8 × 1                 | 0.7A/280 mΩ                |

#### **Output Capacitor Selection**

A 4.7- $\mu$ F output capacitor is generally sufficient for most applications, but larger values can be used as well for improved line-transient response at higher load currents. The capacitor of Table 3 is recommended for use with the TPS65136.

**Table 3. Output Capacitor Selection** 

| CAPACITOR  | COMPONENT SUPPLIER      | SIZE |
|------------|-------------------------|------|
| 4.7 μF/10V | Taiyo Yuden LMK107BJ475 | 0603 |

#### **Setting the Negative Output Voltage OUTN**

For highest output-voltage accuracy, the TPS65136 has an internally fixed output voltage for the positive output. The negative output voltage is adjustable. Because the feedback FBG is regulated to ground, the voltage across R1 is equal to the positive output voltage of 4.6 V. R1 is selected to have at least 10  $\mu$ A through the feedback divider.

$$R1 = \frac{4.6 \text{ V}}{10 \text{ uA}} \approx 464 \text{ k}\Omega$$

R2 is then calculated as:

Submit Documentation Feedback

Copyright © 2008, Texas Instruments Incorporated



$$R2 = \frac{\left|V_{\text{neg}}\right|}{4.6 \text{ V}} \times R1$$

# **PCB Layout Guidelines**

PCB layout is an important task in the power supply design. Good PCB layout minimizes EMI and allows very good output voltage regulation. For the TPS65136, the following PCB layout guidelines are recommended.

Place the power components first. The inductor and the input and output capacitors must be as close as possible to the IC pins. Place the bypass capacitor for the reference output voltage VAUX as close as possible to pin 4. Use bold and wide traces for power traces connecting the inductor and input and output capacitors. Use a common ground plane or a start ground connection.

See the TPS65136EVM-063 user's guide (SLVU244) and evaluation module for a PCB layout example.



# **TYPICAL APPLICATION**




Figure 16. Standard Application AMOLED Supply



# PACKAGE OPTION ADDENDUM

11-Apr-2013

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp       | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|-------------------|---------|
| TPS65136RTER     | ACTIVE | WQFN         | RTE                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | cco               | Samples |
| TPS65136RTERG4   | ACTIVE | WQFN         | RTE                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-2-260C-1 YEAR | -40 to 85    | CCO               | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

# TAPE AND REEL INFORMATION





| A0 | <u> </u>                                                  |
|----|-----------------------------------------------------------|
| B0 | Dimension designed to accommodate the component length    |
| K0 | Dimension designed to accommodate the component thickness |
| W  | Overall width of the carrier tape                         |
| P1 | Pitch between successive cavity centers                   |

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

| Device       | Package<br>Type | Package<br>Drawing |    |      | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS65136RTER | WQFN            | RTE                | 16 | 3000 | 330.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

| ĺ | Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|---|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
|   | TPS65136RTER | WQFN         | RTE             | 16   | 3000 | 367.0       | 367.0      | 35.0        |

# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.



# RTE (S-PWQFN-N16)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206446-8/U 08/15

NOTE: A. All linear dimensions are in millimeters



# RTE (S-PWQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



#### NOTES: A. All I

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated