

TRIPLE BUCK POWER MANAGEMENT IC

Check for Samples: TPS65232

FEATURES

- Wide Input Supply Voltage Range (10.8 V - 22 V)
- One Adjustable PWM Buck Controller
 - 10.8-V 22-V Input Voltage Range
 - 3.3-V 6.1-V Output Voltage Range
 - 500-kHz Switching Frequency
 - Type III Compensation
 - Programmable Current Limit
- Two Adjustable Step-Down Converter With Integrated Switching FETs:
 - 4.75-V 5.5-V Input
 - 0.9-V-3.3-V Output Voltage Range
 - 3-A Output Current
 - 1-MHz Switching Frequency
 - Type III Compensation

- Pull-Up Current Sources on Buck Enable Pins for Accurate Start-Up Timing Control with Preset Default
- Over Current Protection on All Rails
- Thermal Shutdown to Protect Device During Excessive Power Dissipation
- Thermally Enhanced Package for Efficient Heat Management (48-pin HTSSOP or 6-mm x 6-mm 40-Pin QFN)

APPLICATIONS

- xDSL and Cable Modems
- · Wireless Access Points
- . STB, DTV, DVD and Home Gateway

DESCRIPTION/ORDERING INFORMATION


The TPS65232 provides one PWM buck controller, two adjustable, synchronous buck regulators. The SMPS have integrated switching FETs for optimized power efficiency and reduced external component count. All power blocks have thermal and over current/short circuit protection. The TPS65232 startup timing can be controlled through buck enable pins. The buck controller and buck converters have internal pole/zero pairs to help stabilizing the system with minimum external components.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTIONAL BLOCK DIAGRAM



ORDERING INFORMATION(1)


T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
000 +- 0500	48-pin (HTSSOP) - DCA	Reel of 2000	TPS65232A2DCAR	TPS65232
0°C to 85°C	40-pin (QFN) - RHA	Reel of 2500	TPS65232A0RHAR	TPS65232

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



PIN OUT (DCA) DCA PACKAGE






TERMINAL FUNCTIONS (DCA)

NAME	NO.	1/0	DESCRIPTION
		1/0	
BG	1	<u> </u>	Reference filter pin
VINBQ	2	I	Reference supply for BUCK2 and BUCK3
V6V	3	1	Filter pin for internal voltage regulator (6 V)
VIN	4	1	Input supply for BUCK1 and support circuitry
FB2	5	1	Feedback pin (BUCK2)
CMP2	6	1	Regulator Compensation (BUCK2)
EN_BCK2	7	1	Enable pin for BUCK2, active high
PGND2	8, 9		Power ground BUCK2
PH2	10, 11	0	Switching pin (BUCK2)
VINB2	12, 13		Input supply for BUCK2 (must be tied to VINB3, VINBQ)
BST2	14	1	Bootstrap input (BUCK2)
DGND	15		Digital ground
LDRV	16	0	Low-side gate drive output (PWM controller)
HDRV	17	0	High-side gate drive output (PWM controller)
PH1	18	0	Switching pin (BUCK1)
BST1	19	1	Bootstrap input (BUCK1)
EN_BCK1	20	1	Enable pin for BUCK1, active high
CMP1	21	1	Regulator compensation (PWM controller)
FB1	22	1	Feedback pin (PWM controller)
SS	23	1	External capacitor for soft start
TRIP	24	1	BUCK1 over current trip point set-up
V3P3	25	1	Filter pin for internal voltage regulator (3.3 V)
AGND	26, 27, 28, 29, 30, 41, 42, 43, 44, 45, 46, 47, 48		Analog ground
FB3	31	1	Feedback pin (BUCK3)
CMP3	32	1	Regulator compensation (BUCK3)
EN_BCK3	33	1	Enable pin for BUCK3, active high
PGND3	34, 35		Power ground BUCK3
PH3	36, 37	0	Switching pin (BUCK3)
VINB3	38, 39	1	Input supply for BUCK3 (must be tied to VINB2, VINBQ)
BST3	40	1	Bootstrap input (BUCK3)

Submit Documentation Feedback





TERMINAL FUNCTIONS (RHA)

NAME	NO.	I/O	DESCRIPTION
BG	5	ļ	Reference filter pin
VINBQ	6	I	Reference supply for BUCK2 and BUCK3
V6V	7	ļ	Filter pin for internal voltage regulator (6 V)
VIN	8	1	Input supply for BUCK1 and support circuitry
FB2	9	I	Feedback pin (BUCK2)
CMP2	10	I	Regulator compensation (BUCK2)
EN_BCK2	11	1	Enable pin for BUCK2, active high
PGND2	12		Power ground BUCK2
PH2	13, 14	0	Switching pin (BUCK2)
VINB2	15, 16		Input supply for BUCK2 (must be tied to VINB3, VINBQ)
BST2	17	I	Bootstrap input (BUCK2)
DGND	18		Digital ground
LDRV	19	0	Low-side gate drive output (PWM controller)
HDRV	20	0	High-side gate drive output (PWM controller)
PH1	21	0	Switching pin (BUCK1)
BST1	22	I	Bootstrap input (BUCK1)
EN_BCK1	23	1	Enable pin for BUCK1, active high
CMP1	24	1	Regulator compensation (PWM controller)
FB1	25	1	Feedback pin (PWM controller)
SS	26	I	External capacitor for soft start
TRIP	27	1	BUCK1 over current trip point set-up
V3P3	28	1	Filter pin for internal voltage regulator (3.3 V)
AGND	2, 3, 4, 29, 30, 31, 32, 33		Analog ground
FB3	34	1	Feedback pin (BUCK3)
CMP3	35	I	Regulator Compensation (BUCK3)
EN_BCK3	36	I	Enable pin for BUCK3, active high
PH3	37, 38	0	Switching pin (BUCK3)
VINB3	39, 40	1	Input supply for BUCK3 (must be tied to VINB2, VINBQ)
BST3	1	1	Bootstrap input (BUCK3)



ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

	Input voltage range at VIN		-0.3 to 25	V
	Input voltage range at VINB, VINBQ		-0.3 to 7.0	V
	Voltage range at EN_BCK1, EN_BCK2, EN_BCK3		-0.3 to 3.6	V
	Voltage on HDRV, BST1	-0.3 to 31	V	
	Voltage on PH1		-0.3 to 24	V
	Voltage on FB1, CMP1, FB2, CMP2, FB3, CMP3		-0.3 to 3.6	V
	Voltage on PH2, PH3, LDRV		-0.3 to 7.0	V
	Voltage on BST2, BST3	-0.3 to 15	V	
	Output current at BUCK2, BUCK3	3.8	Α	
	Peak output current	Internally limite	ed	
	ESD rating	Human body model (HBM)	2k	V
	ESD rating	Charged device model (CDM)	500	V
0	Thermal resistance – Junction to ambient (3)	TSSOP	25	°C/M
θ_{JA}	Thermal resistance – Junction to ambient	QFN	18.1	°C/W
	Continuous total power dissipation 55°C ⁽³⁾ no thermal	TSSOP	2.6	W
	warning	QFN	2.5] vv
TJ	Operating virtual junction temperature range	0 to 150	°C	
T _A	Operating ambient temperature range	0 to 85	°C	
T _{STG}	Storage temperature range		-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

Product Folder Link(s): TPS65232

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ Using JEDEC 51-5 (High K) board. This is based on standard 48DCA package, 4 layers, top/bottom layer: 2 oz Cu, inner layer: 1 oz Cu. Board size: 114.3 x 76.2 mm (4.5 x 3 inches), board thickness: 1.6 mm (0.0629 inch).



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	Input voltage range at VIN	10.8	12	22	V
	Input voltage range at VINB	4.75		6.1	
	Voltage range, EN_BCK1, EN_BCK2, EN_BCK3	0		3.3	V
T _A	Ambient operating temperature	0		50	°C

ELECTRICAL CHARACTERISTICS

VIN = 12 V ±5%, VINB2, VINB3 = 5 V ±5%, T_J = 0°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTA	GE					
VIN	Input supply voltage		10.8	12	22	V
	10/10/11/11/11/11/11/11	VIN rising			10.8	.,
UVLO VIN	UVLO threshold – VIN (main supply)	VIN falling	4.7			V
111/1/01/11/15	UVLO threshold – VINB	VINB rising			4.75	.,
UVLO VINB	(BUCK2/BUCK3 supply)	VINB falling	4.25			V
INPUT CURRE	NT					
I _{CCQ}	Input supply current	All regulators/USB switches disabled			4	mA
BUCK ENABLE	E INPUTS (EN_BCK1,2,3)					
VEN	Enable threshold			1.2		V
VEN _{HYS}	Enable voltage hysteresis			100		mV
I _{PULLUP}	Pull-up current	t _{EN} = 0.2 ms/nF		6		μΑ
R _D	Discharge resistor				1	kΩ
t _D	Discharge time	Power-up		5		ms
PWM CONTRO	LLER (BUCK1)					
V _{OUT}	Output voltage range (1)		3.3		6.1	V
V_{FB}	Feedback voltage		-2%	0.804	2%	V
LDRV HDRV	High and low side drive voltage	No load		6		V
R_ON _{LDRV}	Low side ON resistance			8		Ω
R_OFF _{LDRV}	Low side OFF resistance			1		Ω
R_ON _{HDRV}	High side ON resistance			20		Ω
R_OFF_{HDRV}	High side OFF resistance			1		Ω
d	Duty cycle (2)		20		80	%
A_{MOD}	Modulator gain			12		
f_{SW}	Switching frequency			500		kHz
I _{TRIP}	Current source for setting OCP trip point	T _A = 25°C		10		μΑ
TC _{TRIP}	Temperature coefficient of I _{TRIP}			3700		ppm/°C
R _{TRIP}	Current-limit setting resistor		80		250	kW
C _{OUT}	Output capacitance		22(3)			μF
L	Nominal inductance	Recommended		4.7		μН
BUCK2						
V_{OUT}	Output voltage range ⁽¹⁾		0.9		3.3	V
V _{FB}	Feedback voltage		- 2%	0.804	2%	V

⁽¹⁾ Output voltage range is limited by the minimum and maximum duty cycle. $V_{OUT}(min) \sim d(min) \ x \ V_{INPUT}$ and $V_{OUT}(max) \sim d(max) \ x$

Product Folder Link(s): TPS65232

Submit Documentation Feedback

Performance outside these limits is not guaranteed.

⁽³⁾ Absolute value. User should make allowances for tolerance and variations due to component selection.



ELECTRICAL CHARACTERISTICS (continued)

VIN = 12 V \pm 5%, VINB2, VINB3 = 5 V \pm 5%, T_J = 0°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{OUT}	Output current				3000	mA
η	Efficiency	I _O = 2 A, V _{OUT} = 3.3V		95		%
RDS(ON) LIMIT VLINEREG VLOADREG VOUTTOL DI AMOD SSW COUT ESR BUCK3 VOUT VFB OUT 1 RDS(ON) LIMIT	Low-side MOSFET On resistance	\(\(\)\(\)\(\)		32		
K _{DS(ON)}	High-side MOSFET On resistance	VIN12V = 12 V		36		mΩ
I _{LIMIT}	Switch current limit			5		Α
	Current limit accuracy		-30		30	%
V _{LINEREG}	Line regulation - DC ΔVOUT/ΔVINB	VINB = 4.75 V - 6.1 V, I _{OUT} = 1 A			1	%
V _{LOADREG}	Load regulation - DC ΔVOUT/ΔΙΟUT	I _{OUT} = 10 – 90% I _{OUT,MAX}		0.5		%/A
V _{OUTTOL}	DC set tolerance	Feedback resistor tolerance not included	-2		2	%
d	Duty cycle (2)		15		85	%
A _{MOD}	Modulator gain			5		
f_{SW}	Switching frequency			1		MHz
C _{OUT}	Output capacitance		10 ⁽³⁾	47		μF
ESR	Capacitor ESR				50	mΩ
L	Nominal inductance			2.2		μН
BUCK3						
V _{OUT}	Output voltage range (4)		0.9		3.3	V
V_{FB}	Feedback voltage		-2%	0.804	2%	V
I _{OUT}	Output current				3	Α
η	Efficiency	$I_{O} = 2 A, V_{OUT} = 1.2 V$		86		%
В	Low-side MOSFET On resistance	VIN12V = 12 V		32		mΩ
R _{DS(ON)}	High-side MOSFET On resistance	VIIV12V = 12 V		36		11177
I _{LIMIT}	Switch current limit			5		Α
	Current limit accuracy		-30		30	%
V _{LINEREG}	Line regulation - DC ΔVOUT/ΔVINB	VINB = 4.75 V - 6.1 V, I _{OUT} = 1000 mA			1	%
V _{LOADREG}	Load regulation - DC ΔVOUT/ΔΙΟUT	I _{OUT} = 10 – 90% I _{OUT,MAX}		0.5		%/A
V _{OUTTOL}	DC Set Tolerance	Feedback resistor tolerance not included	-2		2	%
d	Duty cycle (5)		15		85	%
A _{MOD}	Modulator gain			5		
f_{SW}	Switching frequency			1		MHz
C _{OUT}	Output capacitance		10			μF
ESR	Capacitor ESR			-	50	mΩ
L	Nominal inductance			2.2		μН

⁽⁴⁾ Output voltage range is limited by the minimum and maximum duty cycle. V_{OUT}(min) ~ d(min) x V_{INPUT} and V_{OUT}(max) ~ d(max) x V_{INPUT}.

⁽⁵⁾ Performance outside these limits is not guaranteed.



ELECTRICAL CHARACTERISTICS (continued)


VIN = 12 V ±5%, VINB2, VINB3 = 5 V ±5%, T_J = 0°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOFT START (BI	UCK1, 2, and 3)					
I _{SS}	Soft start current source			2		μΑ
V _{SS, MAX}	Soft start ramp voltage	Ramp end		0.8		V
C _{SS}	Soft start capacitor	$t_{SS} = 0.4 \text{ ms/nF}$	2	3.3	4.7	nF
SSDONE_BK	Deglitch time			2.5		ms
SSDONE_DCH	SS discharge time			500		μS
THERMAL SHUT	DOWN	•			•	
T _{hot}	Thermal warning			120		°C
T _{trip}	Thermal s/d trip point			160		°C
T _{hyst}	Thermal s/d hysteresis			20		°C

POWER-UP SEQUENCING

ON/OFF control and power sequencing of the three buck regulators is controlled through EN BCK1, EN BCK2, and EN_BCK3 enable pins. Each pin is internally connected to a 6-μA constant-current source and monitored by a comparator with Schmitt trigger input with defined threshold. Connecting EN BCKn pin to ground disables BUCKn and connecting EN BCKn to V3p3 will enable the respective buck without delay. If more than one buck enable pin is connected to V3p3 the default startup sequence is BUCK1, BUCK2, BUCK3 and the minimum startup delay between rails is the soft-start time (typical 1.5 ms) plus 1 ms.

To create a startup-sequence different from the default, capacitors are connected between the EN BUCKn pins and ground. At power-up the capacitors are first discharged and then charged to V3p3 level by internal current sources (6 µA typical) creating a constant-slope voltage ramp. A regulator is enabled when its EN pin voltage crosses the enable threshold (typical 1.2 V). A delay of 0.2 ms is generated for each 1-nF of capacitance connected to the enable pin. If two enable pins are pulled high while the third regulator is starting up, the default sequence will be applied to enable the remaining two regulators. To override default power-up sequence it is recommended that delay times differ by more than the soft-start time (typical 1.3 ms) plus 1 ms.



- (1) Connect EN BCKx pin to V3P3 to follow the default power-up sequence or
- (2) Connect a capacitor from EN_BCKx to GND to generate a custom power-up sequence.

Figure 1. Customizing the Power-Up Sequence



OVER CURRENT PROTECTION

Over current protection (OCP) for BUCK1 is achieved by comparing the drain-to-source voltage of the low-side MOSFET to a set-point voltage, which is defined by both the internal current source, ITRIP, and the external resistor connected between the TRIP pin and ground. Over current threshold is calculated as follows:

$$I_{LIM} = \frac{R_{TRIP} \bullet I_{TRIP}}{10 \bullet R_{DS(ON)}} \tag{1}$$

ITRIP has a typical value of 10 μ A at 25°C and a temperature coefficient of 3700 ppm/°C to compensate the temperature dependency of the MOS R_{DS(ON)}. The TPS65232 supports cycle-by-cycle over current limiting control which means that the controller compares the drain-to-source voltage of the low-side FET to the set-point voltage once per switching cycle and blanks out the next switching cycle if an over-current condition is detected. If in the following cycle over current condition is detected again, the controller blanks out 2, then 4, 8, and up to 16 cycles before turning on the high-side driver again. In an over current condition the current to the load exceeds the current to the output capacitor thus the output voltage will drop, and eventually cross the under voltage protection threshold and shut down the BUCK controller. Buck 2 and 3 show a similar mode of operation. All converters operate in "hiccup mode": Once an over-current is sensed, the controller shuts off the converter for a given time and then tries to start again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case, the converter will see another over-current event and shuts down again repeating the cycle until the failure is cleared.

SOFT START

Soft start for all three BUCKs is controlled by a single capacitor connected to the SS pin and an internal current source. When one of the BUCKs is enabled, the SS capacitor is pre-charged to the output voltage divided by the feed-back ratio before the internal SS current source starts charging the external capacitor. The output voltage of the BUCK ramps up as the SS pin voltage increased from its pre-charged value to 0.8 V. The soft start time is calculated from the SS supply current (ISS) and the capacitor value and has a typical value of 0.4 ms/nF or 1.3 ms for a 3.3-nF capacitor connected to the SS pin. Before the next rail is enabled, the SS cap is discharged and the SS cycle starts over again.

UNDER VOLTAGE LOCKOUT (UVLO)

TPS65232 monitors VIN and VINB pin voltages and will disable one or more power paths depending on the current use condition:

- If VIN drops below 4.7 V, BUCK1, 2, and 3 are disabled.
- If VINB drops below 4.25 V and either BUCK2 or BUCK3 are enabled, all three output rails are disabled.

UVLO state is not latched and the system recovers as soon as the input voltage rises above its respective threshold. All three BUCK_ENx pins are discharged and remain discharged during UVLO to ensure proper power sequencing when the system recovers.

THERMAL SHUTDOWN (TSD)

TPS65232 monitors junction temperature and will disable the power path (BUCK1-3) if junction temperature rises above the specified trip point. All three BUCK_ENx pins are discharged and remain discharged during TSD to ensure proper power sequencing when the system recovers.

LOOP COMPENSATION

All three BUCKs are voltage mode converters designed to be stable with ceramic capacitors. Refer to Component Selection Procedure section for calculating feedback components.

3.3-V REGULATOR

The TPS65232 has a built-in 3.3-V regulator for powering internal circuitry. The 3.3-V rail can also be used for enabling the BUCK regulators and/or the USB switches, but is not intended for supplying any other external circuitry.

Product Folder Link(s): TPS65232

6-V REGULATOR

The TPS65232 has a built-in 6-V regulator for powering internal circuitry.

THERMAL MANAGEMENT AND SAFE OPERATING AREA

Total power dissipation inside TPS65232 is limited not to exceed the maximum allowable junction temperature of 150°C. The maximum allowable power dissipation is a function of the thermal resistance of the package (θ_{JA}) and ambient temperature. θ_{JA} itself is highly dependent on board layout. The maximum allowable power inside the IC for operation at maximum ambient temperature without exceeding the temperature warning flag using the JEDEC High-K board is calculated as follows.

$$\Delta T = \theta_{JA} \bullet P \tag{2}$$

For TSSOP:

$$P_{MAX} = \frac{T_{MAX} - T_{ambient}}{\theta_{JA}} = \frac{120^{\circ}\text{C} - 55^{\circ}\text{C}}{25^{\circ}\text{C/W}} \approx 2.6 \text{ W}$$
(3)

For QFN:


$$P_{MAX} = \frac{T_{MAX} - T_{ambient}}{\theta_{JA}} = \frac{120^{\circ}\text{C} - 75^{\circ}\text{C}}{18.1^{\circ}\text{C/W}} \approx 2.5 \text{ W}$$
(4)

For different PCB layout arrangements the thermal resistance (θ_{JA}) will change as the following table shows.

BOARD TYPE	STACK-UP	θ_{JA}
8" x 10" FR4 PCB, four layers	1.5-oz Cu, 60% Cu coverage top layer, 80% Cu coverage bottom layer, no airflow 0.5-oz 30% Cu coverage inner layers	29
8" x 10" FR4 PCB, two layers	1-oz Cu, 20% Cu coverage top layer, 90% Cu coverage bottom layer, no airflow	44

A minimum of two layers of 1-oz Cu with 20% Cu coverage on the top and 90% coverage on the bottom and the use of thermal vias to connect the thermal pad to the bottom layer is recommended. Note that the maximum allowable power inside the device will depend on the board layout. For recommendations on board layout for thermal management using TPS65232 consult your TI field application engineer.

In the example shown above the maximum allowable power dissipation for the IC has been calculated. This figure includes all heat sources inside the device including the power dissipated in BUCK1, BUCK2, BUCK3 and all supporting circuitry. Power dissipated in BUCK1 and all supporting circuitry is approximately 0.4 W and almost independent of the application. Power dissipated in BUCK2 and BUCK3 depends on the output voltage, output current, and efficiency of the switching converters. The following examples of safe operating area assume 90% efficiency for BUCK2 and BUCK3, 3.3-V output from BUCK3 and 1.2-V, 1.8-V, and 2.5-V output from BUCK2, respectively.



For any voltage / current comination inside the shaded area, the dissipated power inside the chip is below the allowable maximum. The examples assume $T_{ambient}$ < 60°C, η = 90% and θ_{JA} < 44°C/W.

Figure 2. Examples of Thermal Safe Operating Area for V(BUCK3) = 3.3 V and V(BUCK1) = 1.2 V, 1.8 V and 2.5 V, Respectively

12

COMPONENT SELECTION PROCEDURE

The following example illustrates the design procedure for selecting external components for the three buck converters. The example focuses on BUCK1 but the procedure can be directly applied to BUCK2 and BUCK3 as well. The design goal parameters are given in the table below. A list of symbol definitions is found at the end of this section. For this example the schematic in Figure 3 will be used.




Figure 3. Sample Schematic for TPS65232



BUCK1 DESIGN GUIDELINE

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input supply voltage		10.8	12	13.2	V
V _{IN RIPPLE}	Input voltage ripple	I _{OUT, BUCK1} = 6 A			75	mV
V_{OUT}	Output voltage		4.75	5	5.25	V
	Line regulation	V _{IN} = 10.8 V to 13.2 V		25		mV
	Load regulation	I _{OUT, BUCK1} = 0 A to 6 A		25		mV
V _{OUT RIPPLE}	Output ripple	I _{OUT, BUCK1} = 6 A			75	mV
V_{TRANS}	Transient deviation	I _{OUT, BUCK1} = 1.5 A to 3 A		50		mV
I _{OUT}	Output current	V _{IN} = 10.8 V to 13.2 V	0		6	Α
f_{SW}	Switching frequency			500		kHz

INDUCTOR SELECTION (L1)

The inductor is typically sized for < 30% peak-to-peak ripple current (I_{RIPPLE}). Given this target ripple current, the required inductor size is calculated by Equation 5.

$$L = \frac{V_{IN(MAX)} - V_{OUT}}{0.3 \cdot I_{OUT}} \cdot \frac{V_{OUT}}{V_{IN(MAX)}} \cdot \frac{1}{f_{SW}}$$
(5)

Solving Equation 5 with $V_{IN(MAX)}$ = 13.2 V, an inductor value of 3.5 μ H is obtained. A standard value of 4.7 μ H is selected, resulting in 1.25-A peak-to-peak ripple. The RMS current through the inductor is approximated by Equation 6.

$$I_{L(RMS)} = \sqrt{\left(I_{L(avg)}^{2} + \frac{1}{12}(I_{RIPPLE})^{2}\right)} = \sqrt{\left(I_{OUT}\right)^{2} + \frac{1}{12}(I_{RIPPLE})^{2}}$$
(6)

Using Equation 6, the maximum RMS current in the inductor is about 6.01 A.

OUTPUT CAPACITOR SELECTION (C13, C14)

The selection of the output capacitor is typically driven by the output load transient response requirement.

Equation 7 and Equation 8 estimate the output capacitance required for a given output voltage transient deviation.

$$C_{OUT(MIN)} = \frac{I_{TRAN(MAX)}^{2} \cdot L}{(V_{IN(MIN)} - V_{OUT}) \cdot V_{TRAN}} \quad \text{when } V_{IN(MIN)} < 2 \cdot V_{OUT}$$
(7)

$$C_{OUT(MIN)} = \frac{I_{TRAN(MAX)}^{2} \cdot L}{V_{OUT} \cdot V_{TRAN}} \quad \text{when } V_{IN(MIN)} > 2 \cdot V_{OUT}$$
(8)

For this example, Equation 8 is used in calculating the minimum output capacitance.

Based on a 1.5-A load transient with a maximum 50-mV deviation, a minimum of $42-\mu F$ output capacitance is required. We choose two $22-\mu F$ capacitors in parallel for a total capacitance of $44~\mu F$.

The output ripple is divided into two components. The first is the ripple generated by the inductor ripple current flowing through the output capacitor's capacitance, and the second is the voltage generated by the ripple current flowing in the output capacitor's ESR. The maximum allowable ESR is then determined by the maximum ripple voltage and is approximated by Equation 9.

$$ESR_{MAX} = \frac{V_{RIPPLE(total)} - V_{RIPPLE(cap)}}{I_{RIPPLE}} = \frac{V_{RIPPLE(total)} - \left(\frac{I_{RIPPLE}}{C_{OUT} \cdot f_{SW}}\right)}{I_{RIPPLE}}$$
(9)

Based on $44-\mu F$ of capacitance, 1.25-A ripple current, 500-kHz switching frequency and a design goal of 75-mV ripple voltage, we calculate a capacitive ripple component of 56 mV and an maximum ESR of 15 m Ω . Two 1210, 47- μF , 10-V X5R ceramic capacitors are selected to provide significantly less than 15-m Ω of ESR.

Submit Documentation Feedback



PEAK CURRENT RATING OF THE INDUCTOR

With output capacitance known, it is now possible to calculate the charging current during start-up and determine the minimum saturation current rating of the inductor. The start-up charging current is approximated by Equation 10.

$$I_{CHARGE} = \frac{V_{OUT} \bullet C_{OUT}}{T_{SS}} \tag{10}$$

Using the TPS65232's recommended 1.3-ms soft-start time, C_{OUT} = 44 μF and V_{OUT} = 5 V, I_{CHARGE} is found to be 169 mA. The peak current rating of the inductor is now found by Equation 11.

$$I_{L(PEAK)} = I_{OUT(MAX)} + \frac{1}{2} I_{RIPPLE} + I_{CHARGE}$$
(11)

For this example an inductor with a peak current rating of 6.79 A is required.

INPUT CAPACITOR SELECTION (C11, C12)

The input voltage ripple is divided between capacitance and ESR. For this design, $V_{RIPPLE(CAP)} = 50$ mV and $V_{RIPPLE(ESR)} = 25$ mV. The minimum capacitance and maximum ESR are estimated by Equation 12 and Equation 13.

$$C_{IN(MIN)} = \frac{I_{LOAD} \cdot V_{OUT}}{V_{RIPPLE(cap)} \cdot V_{IN} \cdot f_{SW}}$$
(12)

$$ESR_{MAX} = \frac{V_{RIPPLE(ESR)}}{I_{LOAD} + \frac{1}{2}I_{RIPPLE}}$$
(13)

For this design, C_{IN} > 100 μF and ESR < 3.7 m Ω . The RMS current in the output capacitors is estimated by Equation 14.

$$I_{RMS(CIN)} = I_{IN(RMS)} - I_{IN(avg)} = \sqrt{\left((I_{OUT})^2 + \frac{1}{12} (I_{RIPPLE})^2 \right) \cdot \frac{V_{OUT}}{V_{IN}}} - \frac{V_{OUT} \cdot I_{OUT}}{V_{IN}}$$
(14)

With $V_{IN} = V_{IN(MAX)}$, the input capacitors must support a ripple current of 1.4-A RMS. The two 1210, 47- μ F X5R ceramic capacitors with about 5- $m\Omega$ ESR and 2-A RMS current rating are selected. It is important to check the DC bias voltage de-rating curves to ensure the capacitors provide sufficient capacitance at the working voltage.

BOOTSTRAP CAPACITOR (C10)

To ensure proper charging of the high-side MOSFET gate, limit the ripple voltage on the bootstrap capacitor to < 5% of the minimum gate drive voltage.

$$C_{BOOST} = \frac{20 \cdot Q_{GS, HSD}}{V_{IN(MIN)}} \tag{15}$$

Based on the FDS6982 MOSFET with a maximum total gate charge of 12 nC, calculate a minimum of 22-nF of capacitance. A standard value of 220 nF is selected.

SHORT CIRCUIT PROTECTION (R14, C18) (BUCK1 ONLY)

The TPS65232 uses the forward drop across the low-side MOSFET during the OFF time to measure the inductor current. The voltage drop across the low-side MOSFET is given by Equation 16.

$$V_{DS} = I_{L(PEAK)} \bullet R_{DSON, LSD}$$
 (16)

When V_{IN} = 10.8 V to 13.2 V, I_{PEAK} = 7.4 A. Using the FDS6982 MOSFET with a $R_{DSON,MAX}$ at T_J = 25°C of 20 m Ω we calculate the peak voltage drop to be 148 mV. Solving Equation 1 for R_{TRIP} and using I_{TRIP} = 10 μ A:

$$R14 = R_{TRIP} = R_{DS(ON)} \bullet I_{LIM} \bullet 10^{\circ}$$

$$\tag{17}$$

Copyright © 2010, Texas Instruments Incorporated



We calculate a trip resistor value of 210 k Ω . Place a 1-nF capacitor parallel to R14. Please note that typical FET $R_{DS(ON)}$ is specified at 10 m Ω . Since we used $R_{DSON,MAX}$, for setting the current limit, the actual current flowing through the inductor with a nominal FET can be higher than the peak current of 7.4 A before the current limit kicks in. Make sure that the chosen inductor has the correct peak current capabilities.

FEEDBACK LOOP DESIGN

TPS65232 loop compensation looks like a type-II compensation network because an internal zero-pole pair can provide additional phase boost to stabilize this voltage mode control DC/DC controller. The internal zero is located at 45 kHz and the pole is located at 240 kHz. Ideally, the best cross-over frequency is around 1/10th of the switching frequency.

FEEDBACK DIVIDER (R11, R12)

Select R11 between 10 k Ω and 100 k Ω . For this design select 22.1 k Ω . Next, R12 Is selected to produce the desired output voltage when V_{FB} = 0.8 V using the following formula:

$$R12 = \frac{V_{FB} \cdot R11}{V_{OUT} - V_{FB}} \tag{18}$$

 $V_{FB} = 0.8 \text{ V}$ and R11 = 22.1 K Ω for $V_{OUT} = 5.0 \text{ V}$, R12 = 4.22 k Ω .

Error Amplifier Pole-Zero Selection

The design guidelines for TPS65232 Buck1 loop compensation are as follows:

- 1. Place a compensation zero at 8 kHz to boost the phase margin at the anticipated cross-over frequency.
- 2. Set the value of R and C of this to zero: C16 = 1000 pF and R13 = 20 k Ω .
- 3. Add an additional pole by making C17 = 100 pF. This pole is used to attenuate high frequency noise.
- 4. If V_{IN} is 20 V 24 V, make C17 = 200 pF.

BUCK2 DESIGN GUIDELINE

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input supply voltage		4.75	5	6	V
V _{IN RIPPLE}	Input voltage ripple	I _{OUT, BUCK1} = 3 A			75	mV
V _{OUT}	Output voltage			1.8		V
	Line regulation	$V_{IN} = 3 \text{ V to 6 V}$		18		mV
	Load regulation	I _{OUT, BUCK1} = 0 A to 3 A		18		mV
V _{OUT RIPPLE}	Output ripple	I _{OUT, BUCK1} = 3 A			36	mV
V _{TRANS}	Transient deviation	$I_{OUT, BUCK1} = 1.5 A to 3 A$		50		mV
I _{OUT}	Output current	$V_{IN} = 3 \text{ V to 6 V}$	0		3	Α
f_{SW}	Switching frequency			1000		kHz

INDUCTOR SELECTION (L2)

The inductor is typically sized for < 30% peak-to-peak ripple current (I_{RIPPLE}). Given this target ripple current, the required inductor size is calculated by Equation 5.

$$L = \frac{V_{IN(MAX)} - V_{OUT}}{0.3 \cdot I_{OUT}} \cdot \frac{V_{OUT}}{V_{IN(MAX)}} \cdot \frac{1}{f_{SW}}$$
(19)

Solving Equation 19 with $V_{IN(MAX)} = 6$ V, an inductor value of 1.4 μ H is obtained. A standard value of 2.2 μ H is selected, resulting in 0.37-A peak-to-peak ripple. The RMS current through the inductor is approximated by Equation 6

$$I_{L(RMS)} = \sqrt{\left(I_{L(avg)}^{2} + \frac{1}{12}(I_{RIPPLE})^{2}\right)} = \sqrt{\left(I_{OUT}\right)^{2} + \frac{1}{12}(I_{RIPPLE})^{2}}$$
(20)

Using Equation 20, the maximum RMS current in the inductor is about 3.002 A.

6 Submit Documentation Feedback



OUTPUT CAPACITOR SELECTION (C23, C24)

The selection of the output capacitor is typically driven by the output load transient response requirement.

Equation 21 and Equation 22 estimate the output capacitance required for a given output voltage transient deviation.

$$C_{OUT(MIN)} = \frac{I_{TRAN(MAX)}^{2} \cdot L}{(V_{IN(MIN)} - V_{OUT}) \cdot V_{TRAN}} \quad \text{when } V_{IN(MIN)} < 2 \cdot V_{OUT}$$
(21)

$$C_{OUT(MIN)} = \frac{I_{TRAN(MAX)}^2 \cdot L}{V_{OUT} \cdot V_{TRAN}} \quad \text{when } V_{IN(MIN)} > 2 \cdot V_{OUT}$$
(22)

For this example, Equation 22 is used in calculating the minimum output capacitance.

Based on a 1-A load transient with a maximum 54-mV deviation, a minimum of 26-uF output capacitance is required. We choose two 22-μF capacitors in parallel for a total capacitance of 44 μF.

The output ripple is divided into two components. The first is the ripple generated by the inductor ripple current flowing through the output capacitor's capacitance, and the second is the voltage generated by the ripple current flowing in the output capacitor's ESR. The maximum allowable ESR is then determined by the maximum ripple voltage and is approximated by Equation 23.

$$ESR_{MAX} = \frac{V_{RIPPLE(total)} - V_{RIPPLE(cap)}}{I_{RIPPLE}} = \frac{V_{RIPPLE(total)} - \left(\frac{I_{RIPPLE}}{C_{OUT} \cdot f_{SW}}\right)}{I_{RIPPLE}}$$
(23)

Based on 44-μF of capacitance, 0.37-A ripple current, 1-MHz switching frequency and a design goal of 36-mV ripple voltage, we calculate a maximum ESR of 76 mΩ. Two 1210, 22-μF, 10-V X5R ceramic capacitors are selected to provide significantly less than 76-m Ω of ESR.

PEAK CURRENT RATING OF THE INDUCTOR

With output capacitance known, it is now possible to calculate the charging current during start-up and determine the minimum saturation current rating of the inductor. The start-up charging current is approximated by Equation 24.

$$I_{CHARGE} = \frac{V_{OUT} \bullet C_{OUT}}{T_{SS}}$$
(24)

Using the common start time (1 ms), $C_{OUT} = 44 \mu F$ and $V_{OUT} = 1.8 \text{ V}$, I_{CHARGE} is found to be 79 mA. The peak current rating of the inductor is now found by Equation 25.

$$I_{L(PEAK)} = I_{OUT(MAX)} + \frac{1}{2} I_{RIPPLE} + I_{CHARGE}$$
(25)

For this example an inductor with a peak current rating of 3.264 A is required.

INPUT CAPACITOR SELECTION (C21, C22)

The input voltage ripple is divided between capacitance and ESR. For this design, V_{RIPPLE(CAP)} = 50 mV and V_{RIPPLE(ESR)} = 25 mV. The minimum capacitance and maximum ESR are estimated by Equation 26 and Equation 27.

$$C_{IN(MIN)} = \frac{I_{LOAD} \cdot V_{OUT}}{V_{RIPPLE(cap)} \cdot V_{IN} \cdot f_{SW}}$$
(26)

$$ESR_{MAX} = \frac{V_{RIPPLE(ESR)}}{I_{LOAD} + \frac{1}{2}I_{RIPPLE}}$$
(27)

For this design, $C_{IN} > 32~\mu F$ and ESR < 7.8 m Ω . The RMS current in the output capacitors is estimated by Equation 28.

Copyright © 2010, Texas Instruments Incorporated



$$I_{RMS(CIN)} = I_{IN(RMS)} - I_{IN(avg)} = \sqrt{\left((I_{OUT})^2 + \frac{1}{12} (I_{RIPPLE})^2 \right) \cdot \frac{V_{OUT}}{V_{IN}}} - \frac{V_{OUT} \cdot I_{OUT}}{V_{IN}}$$
(28)

With $V_{IN} = V_{IN(TYP)}$, the input capacitors must support a ripple current of 0.58-A RMS. The two 1210, 47- μ F X5R ceramic capacitors with about 5- $m\Omega$ ESR and 2-A RMS current rating are selected. It is important to check the DC bias voltage de-rating curves to ensure the capacitors provide sufficient capacitance at the working voltage.

BOOTSTRAP CAPACITOR (C20)

A standard value of 100 nF is selected.

SHORT CIRCUIT PROTECTION

Current limits for BUCK2 are internally set to 5 A.

FEEDBACK LOOP DESIGN

TPS65232 loop compensation looks like a type-II compensation network because an internal zero-pole pair can provide additional phase boost to stabilize this voltage mode control DC/DC controller. The internal zero is located at 45 kHz and the pole is located at 240 kHz. Ideally, the best cross-over frequency is around 1/10th of the switching frequency.

FEEDBACK DIVIDER (R21, R22)

Select R21 between 10 k Ω and 100 k Ω . For this design select 22.1 k Ω . Next, R22 Is selected to produce the desired output voltage when V_{FB} = 0.8 V using the following formula:

$$R22 = \frac{V_{FB} \bullet R21}{V_{OUT} - V_{FB}} \tag{29}$$

 $V_{FB} = 0.8 \text{ V}$ and R21 = 22.1 K Ω for $V_{OUT} = 1.8 \text{ V}$, R22 = 17.8 k Ω .

Error Amplifier Pole-Zero Selection

The design guidelines for TPS65232 BUCK2 loop compensation are as follows:

- 1. Place a compensation zero at 8 kHz to boost the phase margin at the anticipated cross-over frequency.
- 2. Set the value of R and C of this to zero: C26 = 1000 pF and R23 = 20 k Ω .
- 3. Add an additional pole by making C27 = 100 pF. This pole is used to attenuate high frequency noise.

BUCK3 DESIGN GUIDELINE

Both BUCK2 and BUCK3 have the same internal structure. Thus, BUCK2's design guideline can be applied to BUCK3's design directly.

OTHER COMPONENTS

A 1-µF ceramic capacitor should be connected as close as possible to the following pins:

- BG: Bandgap reference
- VIN: Bypass capacitor
- V6V: Internal 6-V supply
- V3P3: Internal 3.3-V supply

SIX RAIL POWER SYSTEM

The following example illustrates two TPS65232 ICs can provide six power rails and the low output voltage rail is capable of delivering 10-A load current with high efficiency.

Product Folder Link(s): TPS65232




Figure 4. Six Rail Power System Part I: 5 V, 1.8 V and 1.2 V




Figure 5. Six Rail Power System Part II: 3.3 V, 1.5 V and 1 V




Figure 6. Six Rail Power System Block Diagram



PACKAGE OPTION ADDENDUM

25-Sep-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS65232A0RHA	ACTIVE	VQFN	RHA	40	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR		TPS 65232 A0	Samples
TPS65232A0RHAR	ACTIVE	VQFN	RHA	40	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 85	TPS 65232	Samples
TPS65232A2DCAR	ACTIVE	HTSSOP	DCA	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	0 to 85	TPS65232 A2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- ⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

25-Sep-2019

In no event shall TI's liabilit	ty arising out of such information	exceed the total purchase price	ce of the TI part(s) at issue in th	is document sold by TI to Cu	stomer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Feb-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

7 til dillionolorio aro nominar												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65232A0RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS65232A2DCAR	HTSSOP	DCA	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1

www.ti.com 15-Feb-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65232A0RHAR	VQFN	RHA	40	2500	367.0	367.0	38.0
TPS65232A2DCAR	HTSSOP	DCA	48	2000	350.0	350.0	43.0

DCA (R-PDSO-G48)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



DCA (R-PDSO-G48)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



DCA (R-PDSO-G48)

PowerPAD ™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Package complies to JEDEC MO-220 variation VJJD-2.



RHA (S-PVQFN-N40)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206355-9/X 08/14

NOTES: A. All linear dimensions are in millimeters



RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated