











SLVSD13C -OCTOBER 2015-REVISED AUGUST 2016

**TPS65986** 

# TPS65986 USB Type-C and USB PD Controller and Power Switch

#### **Features**

- USB Power-Delivery (PD) Controller
  - Mode Configuration for Source (Host), Sink (Device), or Source-Sink
  - Bi-Phase Marked Encoding/Decoding (BMC)
  - Physical Layer (PHY) Protocol
  - Policy Engine
  - Configurable at Boot and Host-Controlled
- **USB Type-C Specification Compliant** 
  - Detect USB Cable-Plug Attach
  - Cable Orientation and Role Detection
  - Assign CC and VCONN Pins
  - Advertise Default, 1.5 A, or 3 A for Type-C Power
- Port Power Switch
  - 5-V, 3-A Switch to VBUS for Type-C Power
  - 5-V to 20-V. 3-A Bidirectional Switch to or from VBUS for USB PD Power
  - 5-V, 600-mA Switches for VCONN
  - Overcurrent Limiter, Overvoltage Protector
  - Slew-Rate Control
  - Hard Reset Support
- Port Data Termination
  - USB 2.0 Low-Speed Endpoint
- Power Management
  - Power Supply from 3.3 V or VBUS Source
  - 3.3-V LDO Output for Dead Battery Support
- **BGA MicroStar Junior Package** 
  - 0.5-mm Pitch
  - Through-Hole Via Compatible for All Pins
- UL Recognized: E169910 and E339631
  - Standards Used: 2367 IEC Certification: NO88109
  - Standards Used: 60950-1(Ed.2); Am1; Am2

## 2 Applications

- Notebook Computers, Tablets, and Ultrabooks
- **Docking Systems**
- DisplayPort and HDMI Dongles and Cables
- Charger Adapters
- USB PD Hosts, Devices, and Dual-Role Ports
- **USB PD-Enabled Bus-Powered Devices**
- Infotainment Consoles

## 3 Description

The TPS65986 device is a stand-alone USB Type-C and power delivery (PD) controller providing cableplug and orientation detection at the USB Type-C connector. Upon cable detection, the TPS65986 device communicates on the CC wire using the USB PD protocol. When cable detection and USB PD negotiation are complete, the TPS65986 device enables the appropriate power path and configures alternate mode settings for (optional) external multiplexers.

The mixed-signal front end on the CC pins advertises default (900 mA), 1.5 A, or 3 A for Type-C power sources, detects a plug event and determines the USB Type-C cable orientation, and autonomously negotiates USB PD contracts by adhering to the specified bi-phase marked coding (BMC) and physical layer (PHY) protocol.

The port power switch passes up to 3 A downstream at 5 V for legacy and Type-C USB power. An additional bi-directional switch path provides USB PD power up to 3 A at a maximum of 20 V as either a source (host), sink (device), or source-sink.


The TPS65986 device is also an upstream-facing port (UFP), downstream-facing port (DFP), or dual-role port for data. The port data termination passes data to or from the top or bottom D+/D- signal pair to the **USB** 2.0 low-speed endpoint. The management circuitry uses a 3.3-V power supply inside the system and also uses VBUS to start up and negotiate power from a dead battery or no battery condition.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS65986	BGA MicroStar Junior (96)	6.00 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



Copyright © 2016, Texas Instruments Incorporated



## **Table of Contents**

1	Features 1		6.22 Single-Wire Debugger (SWD) Timing	
2	Applications 1		Requirements	
3	Description 1		6.23 BUSPOWERZ Configuration Requirements	
4	Revision History2		6.24 HPD Timing Requirements and Characteristic	
5	Pin Configuration and Functions4		6.25 Thermal Shutdown Characteristics	
6	Specifications7		6.26 Oscillator Requirements and Characteristics.	
	6.1 Absolute Maximum Ratings 7	_	6.27 Typical Characteristics	
	6.2 ESD Ratings	7	Parameter Measurement Information	
	6.3 Recommended Operating Conditions	8	Detailed Description	
	6.4 Thermal Information		8.1 Overview	
	6.5 Power Supply Requirements and Characteristics 9		8.2 Functional Block Diagram	
	6.6 Power Supervisor Characteristics		8.3 Feature Description	
	6.7 Power Consumption Characteristics		8.4 Device Functional Modes	
	6.8 Cable Detection Characteristics11	_	8.5 Programming	
	6.9 USB-PD Baseband Signal Requirements and	9	Application and Implementation	
	Characteristics		9.1 Application Information	
	6.10 USB-PD TX Driver Voltage Adjustment		9.2 Typical Application	
	Parameter 12	10	Power Supply Recommendations	
	6.11 Port Power Switch Characteristics		10.1 3.3 V Power	
	6.12 Port Data Multiplexer Switching and Timing		10.2 1.8 V Core Power	
	Characteristics		10.3 VDDIO	
	<ul><li>6.13 Port Data Multiplexer Clamp Characteristics 17</li><li>6.14 Port Data Multiplexer SBU Detection</li></ul>	11	Layout	
	Requirements		11.1 Layout Guidelines	
	6.15 Port Data Multiplexer Signal Monitoring Pull-up and		11.2 Layout Example	
	Pull-down Characteristics17	12	Device and Documentation Support	
	6.16 Port Data Multiplexer USB Endpoint Requirements		12.1 Documentation Support	108
	and Characteristics		12.2 Receiving Notification of Documentation	400
	6.17 Port Data Multiplexer BC1.2 Detection		Updates	
	Requirements and Characteristics		12.3 Community Resources	
	6.18 Analog-to-Digital Converter (ADC) Characteristics		12.4 Trademarks	
	6.19 Input/Output (I/O) Requirements and		12.5 Electrostatic Discharge Caution	
	Characteristics	42	12.6 Glossary	108
	6.20 I <sup>2</sup> C Slave Requirements and Characteristics 21	13	Mechanical, Packaging, and Orderable Information	108
	6.21 SPI Master Characteristics22		morniquon	100

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision B (May 2016) to Revision C	Page
•	Added the HRESET I/O voltage parameter to the Absolute Maximum Ratings table	7
•	Changed the value for the HBM from ±2000 to ±1500 in the ESD Ratings table	8
•	Changed the maximum values for the ILDO_3V3 (50 to 70 mA) and ILDO_3V3EX (10 to 30 mA) current parameters in the <i>Power Supply Requirements and Characteristics</i> table	
•	Updated the GPIO_RPU parameter to show values for DEBUG_CTL1/2 separately in the Input/Output (I/O)  Characteristics table	19
•	Added parameters for HRESET in the Input/Output (I/O) Characteristics table	19
•	Added the Receiving Notification of Documentation Updates section	108
CI	nanges from Revision A (November 2015) to Revision B	Page

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated






Cł	nanges from Original (October 2015) to Revision A	Pag	J
•	Changed the device status From: Preview To: Production		



## 5 Pin Configuration and Functions



### **Legend for Pinout Drawing**

High Power	Low Power	Ground	GPIOs	Application Specific	No Connect
------------	-----------	--------	-------	-------------------------	------------



## **Pin Functions**

PIN				
NAME	NO.	TYPE	POR STATE	DESCRIPTION
HIGH-CURRENT PO	OWER PINS			
PP_5V0	A11, B11, C11, D11	Power	NA	5-V supply for VBUS. Bypass with capacitance CPP_5V0 to GND. Tie pin to GND when unused.
PP_HV	A6, A7, A8, B7	Power	NA	HV supply for VBUS. Bypass with capacitance CPP_HV to GND. Tie pin to GND when unused.
PP_CABLE	H10	Power	NA	5-V supply for C_CC pins. Bypass with capacitance CPP_CABLE to GND when not tied to PP_5V0. Tie pin to PP_5V0 when unused.
VBUS	H11, J10, J11, K11	Power	NA	5-V output frm PP_5V0. Input or output from PP_HV up to 20 V. Bypass with capacitance CVBUS to GND.
LOW-CURRENT PC	OWER PINS			
VIN_3V3	H1	Power	NA	Supply for core circuitry and I/O. Bypass with capacitance CVIN_3V3 to GND.
VDDIO	B1	Power	NA	VDD for I/O. Some I/Os are reconfigurable to be powered from VDDIO instead of LDO_3V3. When VDDIO is not in use, tie pin to LDO_3V3. When not tied to LDO_3V3 and used as a supply input, bypass with capacitance CVDDIO to GND.
VOUT_3V3	H2	Power	NA	Output of supply switched from VIN_3V3. Bypass with capacitance COUT_3V3 to GND. Float pin when unused.
LDO_3V3	G1	Power	NA	Output of the VBUS to 3.3-V LDO or connected to VIN_3V3 by a switch. Main internal supply rail. Used to power external flash memory. Bypass with capacitance CLDO_3V3 to GND.
LDO_1V8A	K1	Power	NA	Output of the 3.3-V or 1.8-V LDO for core analog circuits. Bypass with capacitance CLDO_1V8A to GND.
LDO_1V8D	A2	Power	NA	Output of the 3.3-V or 1.8-V LDO for core digital circuits. Bypass with capacitance CLDO_1V8D to GND.
LDO_BMC	E1	Power	NA	Output of the USB-PD BMC transceiver output level LDO. Bypass with capacitance CLDO_BMC to GND.
TYPE-C PORT PINS	S			
C_CC1	L9	Analog I/O	Hi-Z	Output to Type-C CC or VCONN pin. Filter noise with capacitance CC_CC1 to GND.
C_CC2	L10	Analog I/O	Hi-Z	Output to Type-C CC or VCONN pin. Filter noise with capacitance CC_CC2 to GND.
RPD_G1	K9	Analog I/O	Hi-Z	Tie pin to C_CC1 when configured to receive power in dead-battery or no-power condition. Tie pin to GND otherwise.
RPD_G2	K10	Analog I/O	Hi-Z	Tie pin to C_CC2 when configured to receive power in dead-battery or no-power condition. Tie pin to GND otherwise.
C_USB_TP	K6	Analog I/O	Hi-Z	Port-side top USB D+ connection to the port multiplexer. Tie to GND when unused.
C_USB_TN	L6	Analog I/O	Hi-Z	Port-side top USB D- connection to the port multiplexer. Tie to GND when unused.
C_USB_BP	K7	Analog I/O	Hi-Z	Port-side bottom USB D+ connection to the port multiplexer. Tie to GND when unused.
C_USB_BN	L7	Analog I/O	Hi-Z	Port-side bottom USB D- connection to the port multiplexer. Tie to GND when unused.
C_SBU1	K8	Analog I/O	Hi-Z	Port-side sideband. Use connection of the port multiplexer. Tie to GND when unused.
C_SBU2	L8	Analog I/O	Hi-Z	Port-side sideband. Use connection of the port multiplexer. Tie to GND when unused.
INTERFACE PINS				
SWD_DATA	F4	Digital I/O	Resistive pull high	SWD serial data. Float pin when unused.
SWD_CLK	G4	Digital input	Resistive pull high	SWD serial clock. Float pin when unused.
UART_RX	F2	Digital input	Digital input	UART serial receive data. Connect pin to another TPS65986 UART_TX to share firmware. Connect UART_RX to UART_TX when not connected to another TPS65986 device and ground pin through a 100-kΩ resistance.
UART_TX	E2	Digital output	UART_RX	UART serial transmit data. Connect pin to another TPS65986 UART_TX to share firmware. Connect UART_RX to UART_TX when not connected to another TPS65986 device.
USB_RP_P	L5	Analog I/O	Hi-Z	System-side USB2.0 high-speed connection to the port multiplexer. Ground pin with between 1-k $\Omega$ and 5-M $\Omega$ resistance when unused.
USB_RP_N	K5	Analog I/O	Hi-Z	System-side USB2.0 high-speed connection to the port multiplexer. Ground pin with between 1-k $\Omega$ and 5-M $\Omega$ resistance when unused.
AUX_P	J1	Reserved	Hi-Z	System-side DisplayPort connection to the port multiplexer. Ground pin with between 1-k $\Omega$ and 5-M $\Omega$ resistance when unused.



# Pin Functions (continued)

DIA	PIN PIN					
NAME	NO.	TYPE	POR STATE	DESCRIPTION		
AUX_N	J2	Reserved	Hi-Z	System-side DisplayPort connection to the port multiplexer. Ground pin with between 1-k $\Omega$ and 5-M $\Omega$ resistance when unused.		
DIGITAL CORE I/O	AND CONTROL	. PINS		Detween 1-822 and 0-W221633 dailed when unded.		
SENSEP	B10	Reserved	Analog input	Short pin to VBUS.		
SENSEN	A10	Reserved	Analog input	Short pin to VBUS.		
SS	H7	Analog output	Driven low	Soft Start. Tie pin to capacitance CSS to ground.		
R_OSC	G2	Analog I/O	Hi-Z	External resistance setting for oscillator accuracy. Connect R_OSC to GND through resistance RR_OSC.		
GPIO0	B2	Digital I/O	Push-pull output (low)	General purpose digital I/O 0. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
GPIO1	C2	Digital I/O	Push-pull output (low)	General purpose digital I/O 1. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
GPIO2	D10	Digital I/O	Push-pull output (low)	General purpose digital I/O 2. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
GPIO3	G11	Digital I/O	Input (Hi-Z)	General purpose digital I/O 3. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
GPIO4 (HPD TXRX)	C10	Digital I/O	Input (Hi-Z)	General purpose digital I/O 4. Configured as hot plug detect (HPD) TX, HPD RX, or both when DisplayPort Mode supported. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
GPIO5 (HPD RX)	E10	Digital I/O	Push-pull output (low)	General purpose digital I/O 5. Can be configured as HPD RX when DisplayPort Mode supported. Must be tied high or low through a 1-k $\Omega$ pull-up or pull-down resistor when used as a configuration input. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
GPIO6	G10	Digital I/O	Push-pull output (low)	General purpose digital I/O 6. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
GPIO7	D7	Digital I/O	Push-pull output (low)	General purpose digital I/O 7. Float pin if it is configured as a push-pull output the application. Ground pin with a 1-M $\Omega$ resistor when unused in the applicatio		
GPIO8	H6	Digital I/O	Open-drain output (Hi-Z)	General purpose digital I/O 8. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application		
RESETZ (GPIO9)	F11	Digital I/O	Push-pull output (Low)	General purpose digital I/O 9. Active-low reset output when VOUT_3V3 is low (driven low on start-up). Float pin when unused.		
BUSPOWERZ (GPIO10)	F10	Analog input	Input	General purpose digital I/O 10. Sampled by ADC at boot. Tie pin to LDO_3V3 through a 100- $k\Omega$ resistor to disable PP_HV power path during dead-battery or nobattery boot conditions. Refer to the <code>BUSPOWERZ</code> table for more details.		
MRESET (GPIO11)	E11	Digital I/O	Input (Hi-Z)	General purpose digital I/O 11. Forces RESETZ to assert. By default, this pin asserts RESETZ when pulled high. The pin can be programmed to assert RESETZ when pulled low. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
DEBUG4 (GPIO12)	КЗ	Digital I/O	Push-pull output (low)	General purpose digital I/O 12. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
DEBUG3 (GPIO13)	L3	Digital I/O	Push-pull output (low)	General purpose digital I/O 13. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
DEBUG2 (GPIO14)	K2	Digital I/O	Open-drain output (Hi-Z)	General purpose digital I/O 14. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
DEBUG1 (GPIO15)	L2	Digital I/O	Push-pull output (Low)	General purpose digital I/O 15. Float pin if it is configured as a push-pull output in the application. Ground pin with a 1-M $\Omega$ resistor when unused in the application.		
DEBUG_CTL1	E4	Digital I/O	Input (Hi-Z)	General purpose digital I/O 16. Tie pin to LDO_3V3 through a 100-kΩ resistor.		
DEBUG_CTL2	D5	Digital I/O	Input (Hi-Z)	General purpose digital I/O 17. Tie pin to LDO_3V3 through a 100-k $\Omega$ resistor.		
HRESET	D6	Digital I/O	Input (Hi-Z)	Active-high hardware reset input. Will reload settings from external flash memory. Ground pin when HRESET functionality will not be used.		
I2C_SDA	D1	Digital I/O	Digital input	I <sup>2</sup> C port serial data. Open-drain output. Tie pin to LDO_3V3 or VDDIO (depending on configuration) through a 10-k $\Omega$ resistance when used or unused.		
I2C_SCL	D2	Digital I/O	Digital input	I $^2$ C port serial clock. Open-drain output. Tie pin to LDO_3V3 or VDDIO (depending on configuration) through a 10-k $\Omega$ resistance when used or unused.		
I2C_IRQZ	C1	Digital output	Hi-Z	I <sup>2</sup> C port interrupt. Active low. Implement externally as an open drain with a pull-up resistance. Float pin when unused.		
I2C_ADDR	F1	Analog I/O	Analog input	Sets the I <sup>2</sup> C address for both I <sup>2</sup> C ports as well as determine the master and slave devices for memory code sharing.		
SPI_CLK	А3	Digital output	Digital input	SPI serial clock. Connect pin directly to SPI flash when used. Ground pin when unused.		

Product Folder Links: TPS65986

Submit Documentation Feedback



### **Pin Functions (continued)**

PIN	ı	TYPE	POR STATE	DESCRIPTION	
NAME	NO.	ITPE	POR STATE	DESCRIPTION	
SPI_MOSI	B4	Digital output	Digital input	SPI serial master output to slave. Connect pin directly to SPI flash when used. Ground pin when unused.	
SPI_MISO	A4	Digital input	Digital input	SPI serial master input from slave. This pin is used during boot sequence to determine if the flash memory is valid. Refer to the <i>Boot Code</i> section for more details. Tie pin to LDO_3V3 through a 3.3-k $\Omega$ resistor when used. Ground pin when unused.	
SPI_SSZ	В3	Digital output	Digital input	SPI slave select. Tie pin to LDO_3V3 through a 3.3-k $\Omega$ resistor when used. Groun pin when unused.	
GROUND AND NO	CONNECT PINS				
GND	A1, A5, B5, B8, D8, E5, E6, E7, E8, F5, F6, F7, F8, G5, G6, G7, G8, H4, H5, H8, L1, L4	Ground	NA	Ground. Connect all balls to ground plane.	
NC	A9, B6, B9, K4, L11	Blank	NA	Populated ball that must remain unconnected.	
No Ball	C3, C4, C5, C6, C7, C8, C9, D3, D4, D9, E3, E9, F3, F9, G3, G9, H3, H9, J3, J4, J5, J6, J7, J8,	Blank	NA	Unpopulated ball for A1 marker and unpopulated inner ring.	

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
		PP_CABLE, PP_5V0	-0.3	6	
	V <sub>I</sub> Input voltage (2)	VIN_3V3	-0.3	3.6	V
VI	input voitage 7	SENSEP, SENSEN	-0.3	24	V
		VDDIO, UART_RX	-0.3	LDO_3V3 + 0.3	
		LDO_1V8A, LDO_1V8D, LDO_BMC, SS	-0.3	2	
V <sub>IO</sub>	Output voltage <sup>(2)</sup>	LDO_3V3	-0.3	3.45	V
V <sub>IO</sub> Output voltage		VOUT_3V3, RESETZ, I2C_IRQZ, SPI_MOSI, SPI_CLK, SPI_SSZ, SWD_CLK, UART_TX	-0.3	LDO_3V3 + 0.3	•
		PP_HV, VBUS	-0.3	24	
		I2C_SDA, I2C_SCL, SWD_DATA, SPI_MISO, USB_RP_P, USB_RP_N, AUX_N, AUX_P, DEBUG1, DEBUG2, DEBUG3, DEBUG4, DEBUG_CTL1, DEBUG_CTL2, GPIOn, MRESET, BUSPOWERZ, GPIO0-8	-0.3	LDO_3V3 + 0.3	
		R_OSC, I2C_ADDR	-0.3	2	
$V_{\text{IO}}$	I/O voltage (2)	HRESET	-0.3	LDO_1V8D + 0.3	V
		C_USB_TP, C_USB_TN, C_USB_BP, C_USB_BN, C_SBU2, C_SBU1 (Switches Open)	-2	6	
		C_USB_TP, C_USB_TN, C_USB_BP, C_USB_BN, C_SBU2, C_SBU1 (Switches Closed)	-0.3	6	
		C_CC1, C_CC2, RPD_G1, RPD_G2	-0.3	6	
TJ	Operating junction	temperature	-10	125	°C
$T_{\text{stg}}$	Storage temperatur	e	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> All voltage values are with respect to network GND. All GND pins must be connected directly to the GND plane of the board.



### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
		VIN_3V3	2.85	3.45	
		PP_5V0	4.75	5.5	
$V_{I}$	Input voltage (1)	PP_CABLE	2.95	5.5	V
		PP_HV	4.5	22	
		VDDIO	1.7	3.45	
		VBUS	4	22	
$V_{IO}$	I/O voltage (1)	C_USB_TP, C_USB_TN, C_USB_BP, C_USB_BN, C_SBU1, C_SBU2	-2	5.5	V
		C_CC1, C_CC2	0	5.5	
$T_A$	Ambient operatin	g temperature	-10	85	ů
T <sub>B</sub>	Operating board	temperature	-10	100	°C
$T_{J}$	Operating junctio	n temperature	-10	125	°C

<sup>(1)</sup> All voltage values are with respect to network GND. All GND pins must be connected directly to the GND plane of the board.

### 6.4 Thermal Information

		TPS65986	
	THERMAL METRIC <sup>(1)</sup>	ZQZ (BGA MicroStar Junior)	UNIT
		96 PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	12.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	13	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



## 6.5 Power Supply Requirements and Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNAL						
VIN_3V3	Input 3.3-V supply		2.85	3.3	3.45	V
PP_CABLE	Input voltage to power C_CC pins. This input is also available to power core circuitry and the VOUT_3V3 output		2.95	5	5.5	V
VBUS	Bi-direction DC bus voltage. Output from the TPS65986 or input to the TPS65986		4	5	22	V
PP_5V0	5V supply input to power VBUS. This supply does not power the TPS65986		4.75	5	5.5	V
VDDIO <sup>(1)</sup>	Optional supply for I/O cells.		1.7		3.45	V
INTERNAL					•	
VLDO_3V3	DC 3.3V generated internally by either a switch from VIN_3V3, an LDO from PP_CABLE, or an LDO from VBUS		2.7	3.3	3.45	V
VDO_LDO3V3	Drop Out Voltage of LDO_3V3 from PP_CABLE	I <sub>LOAD</sub> = 50 mA			250	mV
	Drop Out Voltage of LDO_3V3 from VBUS		250	500	750	mV
VLDO_1V8D	DC 1.8 V generated for internal digital circuitry		1.7	1.8	1.9	V
VLDO_1V8A	DC 1.8 V generated for internal analog circuitry		1.7	1.8	1.9	V
VLDO_BMC	DC voltage generated on LDO_BMC. Setting for USB-PD		1.05	1.125	1.2	V
ILDO_3V3	DC current supplied by the 3.3-V LDOs. This includes internal core power and external load on LDO_3V3.				70	mA
ILDO_3V3EX	External DC current supplied by LDO_3V3				30	mA
IOUT_3V3	External DC current supplied by VOUT_3V3				100	mA
ILDO_1V8D	DC current supplied by LDO_1V8D. This is intended for internal loads only but small external loads may be added				50	mA
ILDO_1V8DEX	External DC current supplied by LDO_1V8D				5	mA
ILDO_1V8A	DC current supplied by LDO_1V8A. This is intended for internal loads only but small external loads may be added				20	mA
ILDO_1V8AEX	External DC current supplied by LDO_1V8A				5	mA
ILDO_BMC	DC current supplied by LDO_BMC. This is intended for internal loads only				5	mA
ILDO_BMCEX	External DC current supplied by LDO_BMC				0	mA
VFWD_DROP	Forward voltage drop across VIN_3V3 to LDO_3V3 switch	I <sub>LOAD</sub> = 50 mA	25	60	90	mV
RIN_3V3	Input switch resistance from VIN_3V3 to LDO_3V3	V <sub>VIN_3V3</sub> – V <sub>LDO_3V3</sub> > 50 mV	0.5	1.1	1.75	Ω
ROUT_3V3	Output switch resistance from VIN_3V3 to VOUT_3V3			0.35	0.7	Ω
TR_OUT3V3	10% - 90% rise time on VOUT_3V3 from switch enable	C <sub>VOUT_3V3</sub> = 1 μF	35		120	μs

<sup>(1)</sup> I/O buffers are not fail-safe to LDO\_3V3. Therefore, VDDIO may power-up before LDO\_3V3. When VDDIO powers up before LDO\_3V3, the I/Os shall not be driven high. When VDDIO is low and LDO\_3V3 is high, the I/Os may be driven high.



### 6.6 Power Supervisor Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UV_LDO3V3	Undervoltage threshold for LDO_3V3. Locks out 1.8-V LDOs	LDO_3V3 rising	2.2	2.325	2.45	V
UVH_LDO3V3	Undervoltage hysteresis for LDO_3V3	LDO_3V3 falling	20	80	150	mV
UV_VBUS_LDO	Undervoltage threshold for VBUS to enable LDO	VBUS rising	3.35	3.75	3.95	V
UVH_VBUS_LDO	Undervoltage hysteresis for VBUS to enable LDO	VBUS falling	20	80	150	mV
UV_PCBL	Undervoltage threshold for PP_CABLE	PP_CABLE rising	2.5	2.625	2.75	V
UVH_PCBL	Undervoltage hysteresis for PP_PCABLE	PP_CABLE falling	20	50	80	mV
UV_5V0	Undervoltage threshold for PP_5V0	PP_5V0 rising	3.5	3.725	3.95	V
UVH_5V0	Undervoltage hysteresis for PP_P5V0	PP_5V0 falling	20	80	150	mV
OV_VBUS	Overvoltage threshold for VBUS. This value is a 6-bit programmable threshold	VBUS rising	5		24	V
OVLSB_VBUS	Overvoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS rising		328		mV
OVH_VBUS	Overvoltage hysteresis for VBUS	VBUS falling, % of OV_VBUS	0.9%	1.3%	1.7%	
UV_VBUS	Undervoltage threshold for VBUS. This value is a 6-bit programmable threshold	VBUS falling	2.5		18.21	V
UVLSB_VBUS	Undervoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS falling		249		mV
UVH_VBUS	Undervoltage hysteresis for VBUS	VBUS rising, % of UV_VBUS	0.9%	1.3%	1.7%	
		Setting 0	2.019	2.125	2.231	
		Setting 1	2.138	2.25	2.363	
		Setting 2	2.256	2.375	2.494	
UVR OUT3V3	Configurable undervoltage threshold for VOUT_3V3 rising.	Setting 3	2.375	2.5	2.625	V
UVR_0013V3	De-asserts RESETZ	Setting 4	2.494	2.625	2.756	٧
		Setting 5	2.613	2.75	2.888	
		Setting 6	2.731	2.875	3.019	
		Setting 7	2.85	3	3.15	
UVRH_OUT3V3	Undervoltage hysteresis for VOUT_3V3 falling.	OUT_3V3 falling		30	50	mV
TUVRASSERT	Delay from falling VOUT_3V3 or MRESET assertion to RESETZ asserting low				75	μS
TUVRDELAY	Configurable delay from VOUT_3V3 to RESETZ deassertion		0		161.3	ms

### 6.7 Power Consumption Characteristics

Recommended operating conditions; T<sub>A</sub> = 25°C (Room temperature) unless otherwise noted<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IVIN_3V3	Sleep (2)	VIN_3V3 = VDDIO = 3.45 V, VBUS = 0, PPCABLE = 0; 100-kHz Oscillator running		58		μΑ
	Idle (3)	VIN_3V3 = VDDIO = 3.45 V, VBUS=0, PPCABLE= 0; 100-kHz Oscillator running, 48-MHz Oscillator running		1.66		mA
	Active <sup>(4)</sup>	VIN_3V3 = VDDIO = 3.45 V, VBUS=0, PPCABLE= 0; 100-kHz Oscillator running, 48-MHz Oscillator running		5.64		mA

<sup>(1)</sup> Application code can result in other power consumption measurements by adjusting enabled circuitry and clock rates. Application code also provisions the wake=up mechanisms (for example, I<sup>2</sup>C activity and GPIO activity).

<sup>(2)</sup> Sleep is defined as Type-C cable detect activated as DFP or UFP, internal power management and supervisory functions active.

<sup>(3)</sup> Idle is defined as Type-C cable detect activated as DFP or UFP, internal power management and supervisory functions active, and a selectable clock to the digital core of 3 MHz or 4 MHz.

<sup>(4)</sup> Active is defined as Type-C cable detect activated as DFP or UFP, internal power management and supervisory functions active, all core functionality active, and the digital core is clocked at 12 MHz.



## 6.8 Cable Detection Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}C$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IH_CC_USB	Source Current through each C_CC pin when in a disconnected state and Configured as a DFP advertising Default USB current to a peripheral device		73.6	80	86.4	μА
IH_CC_1P5	Source Current through each C_CC pin when in a disconnected state when Configured as a DFP advertising 1.5 A to a UFP		169	180	191	μΑ
IH_CC_3P0	Source Current through each C_CC pin when in a disconnected state and Configured as a DFP advertising 3.0 A to a UFP.	VIN_3V3 ≥ 3.135 V	303	330	356	μА
VD_CCH_USB	Voltage Threshold for detecting a DFP attach when configured as a UFP and the DFP is advertising Default USB current source capability		0.15	0.2	0.25	٧
VD_CCH_1P5	Voltage Threshold for detecting a DFP advertising 1.5 A source capability when configured as a UFP		0.61	0.66	0.7	V
VD_CCH_3P0	Voltage Threshold for detecting a DFP advertising 3 A source capability when configured as a UFP		1.169	1.23	1.29	V
VH_CCD_USB	Voltage Threshold for detecting a UFP attach when configured as a DFP and advertising Default USB current source capability	IH_CC = IH_CC_USB	1.473	1.55	1.627	V
VH_CCD_1P5	Voltage Threshold for detecting a UFP attach when configured as a DFP and advertising 1.5 A source capability	IH_CC = IH_CC_1P5	1.473	1.55	1.627	V
VH_CCD_3P0	Voltage Threshold for detecting a UFP attach when configured as a DFP and advertising 3.0 A source capability	IH_CC = IH_CC_3P0 VIN_3V3 ≥ 3.135 V	2.423	2.55	2.67	V
VH_CCA_USB	Voltage Threshold for detecting an active cable attach when configured as a DFP and advertising Default USB current capability		0.15	0.2	0.25	V
VH_CCA_1P5	Voltage Threshold for detecting active cables attach when configured as a DFP and advertising 1.5 A capability		0.35	0.4	0.45	V
VH_CCA_3P0	Voltage Threshold for detecting active cables attach when configured as a DFP and advertising 3 A capability.		0.76	0.8	0.84	V
RD_CC	Pull-down resistance through each C_CC pin when in a disconnect state and configured as a UFP. LDO_3V3 powered	V = 1 V, 1.5 V	4.85	5.1	5.35	kΩ
RD_CC_OPEN	Pull-down resistance through each C_CC pin when in a disconnect state and configured as a UFP. LDO_3V3 powered	V = 0 V to LDO_3V3	500			kΩ
RD_DB	Pull-down resistance through each C_CC pin when in a disconnect state and configured as a UFP when configured for dead battery (RPD_Gn tied to C_CCn). LDO_3V3 unpowered	V = 1.5 V, 2.0 V RPD_Gn tied to C_CCn	4.08	5.1	6.12	kΩ
RD_DB_OPEN	Pull-down resistance through each C_CC pin when in a disconnect state and configured as a UFP when not configured for dead battery (RPD_Gn tied to GND). LDO_3V3 unpowered	V = 1.5 V, 2.0 V RPD_Gn tied to GND	500			kΩ
VTH_DB	Threshold Voltage of the pull-down FET in series with RD during dead battery	I_CC = 80 μA	0.5	0.9	1.2	V
R_RPD	Resistance between RPD_Gn and the gate of the pull-down FET		25	50	85	$M\Omega$



### 6.9 USB-PD Baseband Signal Requirements and Characteristics

Recommended operating conditions;  $T_A = -10$ °C to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON						
PD_BITRATE	PD data bit rate		270	300	330	Kbps
UI <sup>(1)</sup>	Unit interval (1/PD_BITRATE)		3.03	3.33	3.7	μS
CCBLPLUG <sup>(2)</sup>	Capacitance for a cable plug (each plug on a cable may have up to this value)				25	pF
ZCABLE	Cable characteristic impedance		32		65	Ω
CRECEIVER (3)	Receiver capacitance. Capacitance looking into C_CCn pin when in receiver mode.		70		120	pF
TRANSMITTER					·	
ZDRIVER	TX output impedance. Source output impedance at the Nyquist frequency of USB2.0 low speed (750 kHz) while the source is driving the C_CCn line.		33		75	Ω
TRISE	Rise Time. 10% to 90% amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
TFALL	Fall Time. 90% to 10% amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
RECEIVER						
VRXTR	Rx Receive Rising Input threshold		605	630	655	mV
VRXTF	Rx Receive Falling Input threshold		450	470	490	mV
NCOUNT <sup>(4)</sup>	Number of transitions for signal detection (number to count to detect non-idle bus).		3			
TTRANWIN <sup>(4)</sup>	Time window for detecting non-idle bus.		12		20	μS
ZBMCRX	Receiver input impedance	Does not include pull-up or pull-down resistance from cable detect. Transmitter is Hi-Z.	10			МΩ
TRXFILTER (5)	Rx bandwidth limiting filter. Time constant of a single pole filter to limit broadband noise ingression		100			ns

- (1) UI denotes the time to transmit an un-encoded data bit not the shortest high or low times on the wire after encoding with BMC. A single data bit cell has duration of 1 UI, but a data bit cell with value 1 will contain a centrally place 01 or 10 transition in addition to the transition at the start of the cell.
- (2) The capacitance of the bulk cable is not included in the CCBLPLUG definition. It is modeled as a transmission line.
- (3) CRECEIVER includes only the internal capacitance on a C\_CCn pin when the pin is configured to be receiving BMC data. External capacitance is needed to meet the required minimum capacitance per the USB-PD Specifications. It is recommended to add capacitance to bring the total pin capacitance to 300 pF for improved TX behavior.
- (4) BMC packet collision is avoided by the detection of signal transitions at the receiver. Detection is active when a minimum of NCOUNT transitions occur at the receiver within a time window of TTRANWIN. After waiting TTRANWIN without detecting NCOUNT transitions, the bus is declared idle.
- (5) Broadband noise ingression is due to coupling in the cable interconnect.

# 6.10 USB-PD TX Driver Voltage Adjustment Parameter<sup>(1)</sup>

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	MIN	NOM	MAX	UNIT
VTXP0	TX Transmit Peak Voltage	1.615	1.7	1.785	V
VTXP1	TX Transmit Peak Voltage	1.52	1.6	1.68	V
VTXP2	TX Transmit Peak Voltage	1.425	1.5	1.575	V
VTXP3	TX Transmit Peak Voltage	1.33	1.4	1.47	V
VTXP4	TX Transmit Peak Voltage	1.235	1.3	1.365	V
VTXP5	TX Transmit Peak Voltage	1.188	1.25	1.312	V
VTXP6	TX Transmit Peak Voltage	1.14	1.2	1.26	V
VTXP7	TX Transmit Peak Voltage	1.116	1.175	1.233	V
VTXP8	TX Transmit Peak Voltage	1.092	1.15	1.208	V
VTXP9	TX Transmit Peak Voltage	1.068	1.125	1.181	V

(1) VTXP voltage settings are determined by application code and the setting used must meet the needs of the application and adhere to the USB-PD Specifications.



# **USB-PD TX Driver Voltage Adjustment Parameter**<sup>(1)</sup> (continued)

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	<u> </u>				
	PARAMETER	MIN	NOM	MAX	UNIT
VTXP10	TX Transmit Peak Voltage	1.045	1.1	1.155	V
VTXP11	TX Transmit Peak Voltage	1.021	1.075	1.128	V
VTXP12	TX Transmit Peak Voltage	0.998	1.05	1.102	V
VTXP13	TX Transmit Peak Voltage	0.974	1.025	1.076	V
VTXP14	TX Transmit Peak Voltage	0.95	1	1.05	V
VTXP15	TX Transmit Peak Voltage	0.903	0.95	0.997	V

### 6.11 Port Power Switch Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
RPPCC	PP_CABLE to C_CCn power switch resistance				312	mΩ
RPP5V	PP_5V0 to VBUS power switch resistance			50	60	mΩ
RPPHV	PP_HV to VBUS power switch resistance			95	135	mΩ
IHVACT	Active quiescent current from PP_HV pin, EN_HV = 1				1	mA
IHVSD	Shutdown quiescent current from PP_HV pin, EN_HV = 0				100	μА
IHVEXTACT	Active quiescent current from SENSEP pin, EN_HV = 1	Configured as source			1	mA
	Active quiescent current from VBUS pin, EN_HV = 1	Configured as sink			3.5	mA
IHVEXTSD	Shutdown quiescent current from SENSEP pin, EN_HV = 0				40	μА
IPP5VACT	Active quiescent current from PP_5V0				1	mA
IPP5VSD	Shutdown quiescent current from PP_5V0				100	μА
	PP_HV current limit, setting 0		1.007	1.118	1.330	Α
	PP_HV current limit, setting 1		1.258	1.398	1.638	Α
	PP_HV current limit, setting 2		1.51	1.678	1.945	Α
	PP_HV current limit, setting 3		1.761	1.957	2.153	Α
	PP_HV current limit, setting 4		2.013	2.237	2.46	Α
	PP_HV current limit, setting 5		2.265	2.516	2.768	Α
	PP_HV current limit, setting 6		2.516	2.796	3.076	Α
ILIMHV <sup>(2)</sup>	PP_HV current limit, setting 7		2.768	3.076	3.383	Α
ILIIVIT V (=)	PP_HV current limit, setting 8		3.02	3.355	3.691	Α
	PP_HV current limit, setting 9		3.271	3.635	3.998	Α
	PP_HV current limit, setting 10		3.523	3.914	4.306	Α
	PP_HV current limit, setting 11		3.775	4.194	4.613	Α
	PP_HV current limit, setting 12		4.026	4.474	4.921	Α
	PP_HV current limit, setting 13		4.278	4.753	5.228	Α
	PP_HV current limit, setting 14		4.529	5.033	5.536	Α
	PP_HV current limit, setting 15		5.033	5.592	6.151	Α

<sup>(1)</sup> Maximum capacitance on VBUS when configured as a source must not exceed 12  $\mu F$ .

<sup>(2)</sup> Settings selected automatically by application code for the current limit needed in the application.



## **Port Power Switch Characteristics (continued)**

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	MIN	TYP	MAX	UNIT
	PP_5V0 current limit, setting 0		1.006	1.118	1.330	Α
	PP_5V0 current limit, setting 1		1.132	1.258	1.484	Α
	PP_5V0 current limit, setting 2		1.258	1.398	1.638	Α
	PP_5V0 current limit, setting 3		1.384	1.538	1.691	Α
	PP_5V0 current limit, setting 4		1.51	1.677	1.845	Α
	PP_5V0 current limit, setting 5		1.636	1.817	1.999	Α
ILIMPP5V <sup>(2)</sup>	PP_5V0 current limit, setting 6		1.761	1.957	2.153	Α
	PP_5V0 current limit, setting 7		1.887	2.097	2.307	Α
	PP_5V0 current limit, setting 8		2.013	2.237	2.46	Α
	PP_5V0 current limit, setting 9		2.139	2.376	2.614	Α
	PP_5V0 current limit, setting 10		2.265	2.516	2.768	Α
	PP_5V0 current limit, setting 11		2.39	2.656	2.922	Α
	PP_5V0 current limit, setting 12		2.516	2.796	3.075	Α
	PP_5V0 current limit, setting 13		2.642	2.936	3.229	Α
	PP_5V0 current limit, setting 14		2.768	3.075	3.383	Α
	PP_5V0 current limit, setting 15		3.019	3.355	3.69	Α
	PP_CABLE current limit (highest setting)		0.6	0.75	0.9	Α
ILIMPPCC	PP_CABLE current limit (lowest setting)		0.35	0.45	0.55	Α
IHV_ACC <sup>(3)</sup>	PP_HV current sense accuracy	I = 100 mA Reverse current blocking disabled	3.25	5	6.75	A/V
		I = 200 mA	4	5	6	A/V
		I = 500 mA	4.4	5	5.6	A/V
		I ≥ 1 A	4.5	5	5.5	A/V
	PP_5V0 current sense accuracy	I = 100 mA Reverse current blocking disabled	1.95	3	4.05	A/V
IPP5V ACC(3)		I = 200 mA	2.4	3	3.6	A/V
		I = 500 mA	2.64	3	3.36	A/V
		I ≥ 1 A	2.7	3	3.3	A/V
	PP_CABLE current sense accuracy	I = 100 mA	-	1	-	A/V
IPPCBL_ACC		I = 200 mA	-	1	-	A/V
		I = 500 mA	-	1	-	A/V
TON_HV	PP_HV path turn on time from enable to VBUS = 95% of PP_HV voltage	Configured as a source or as a sink with soft start disabled. PP_HV = 20 V, CVBUS = 10 $\mu$ F, ILOAD = 100 mA			8	ms
TON_5V	PP_5V0 path turn on time from enable to VBUS = 95% of PP_5V0 voltage	Configured as a source or as a sink with soft start disabled. PP_5V0 = 5 V, CVBUS = 10 μF, ILOAD = 100 mA			2.5	ms
TON_CC	PP_CABLE path turn on time from enable to C_CCn = 95% of the PP_CABLE voltage	PP_CABLE = 5 V, C_CCn = 500 nF, ILOAD = 100 mA			2	ms
ISS	Soft start charging current		5.5	7	8.5	μΑ
RSS_DIS	Soft start discharge resistance		0.6	1	1.4	kΩ
VTHSS	Soft start complete threshold		1.35	1.5	1.65	V
TSSDONE	Soft start complete time	CSS = 220 nF	31.9	46.2	60.5	ms
VREVPHV	Reverse current blocking voltage threshold for PP_HV switch		2	6	10	mV
VREV5V0	Reverse current blocking voltage threshold for PP_5V0 switches		2	6	10	mV
VHVDISPD	Voltage threshold above VIN at which the pull- down RHVDISPD on VBUS will disable during a transition from PHV to 5V0		45	200	250	mV

<sup>(3)</sup> The current sense in the ADC will not accurately read below the current VREV5V0/RPP5V or VREVHV/RPPHV due to the reverse blocking behavior. When reverse blocking is disabled, the values given for accuracy are valid.



# **Port Power Switch Characteristics (continued)**

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS(1)	MIN	TYP	MAX	UNIT
VSAFE0V	Voltage that is a safe 0V per USB-PD Specifications		0		0.8	V
TSAFE0V	Voltage transition time to VSAFE0V				650	ms
VSO_HV	Voltage on PP_HV above which the PP_HV to PP_5V0 transition on VBUS will meet transition requirements		9.9			V
SRPOS	Maximum slew rate for positive voltage transitions				0.03	V/μs
SRNEG	Maximum slew rate for negative voltage transitions		-0.03			V/μs
TSTABLE	EN to stable time for both positive and negative voltage transitions				275	ms
VSRCVALID	Supply Output Tolerance beyond VSRCNEW during time TSTABLE		-0.5		0.5	V
VSRCNEW	Supply Output Tolerance		-5		5	%



## 6.12 Port Data Multiplexer Switching and Timing Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUX MULTIPLEX	(ER PATH <sup>(1)</sup>		•		•	
ALIV BON	O ' AND DALL O OPILATO	V <sub>i</sub> = 3.3 V, I <sub>O</sub> = 20 mA		3.5	7	
AUX_RON	On resistance of AUX_P/N to C_SBU1/2	V <sub>i</sub> = 1 V, I <sub>O</sub> = 20 mA		2.5	5	Ω
AUX_ROND	On resistance difference between P and N paths of AUX_P/N to C_SBU1/2	V <sub>i</sub> = 1 V to 3.3 V, I <sub>O</sub> = 20 mA	-0.25		0.25	Ω
ALIV TON	Switch on time from enable of AUX_P/N to C_SBU1/2	Time from enable bit with charge pump off			150	
AUX_TON	Switch on time from enable of AUX_P/N to C_SBU1/2	Time from enable bit at charge pump steady state			15	μS
AUX_TOFF	Switch off time from disable of AUX_P/N to C_SBU1/2	Time from disable bit at charge pump steady state			500	ns
AUX_BW	3dB bandwidth of AUX_P/N to C_SBU1/2 path	C <sub>L</sub> = 10 pF	200			MHz
UART MULTIPLE	EXER PATH (2 <sup>nd</sup> Stage Only) <sup>(1)(2)</sup>					
UART_RON	On resistance of UART buffers to C_USB_TP/TN/BP/BN or C_SBU1/2	V <sub>i</sub> = 3.3 V, I <sub>O</sub> = 20 mA		3.1	12	Ω
UART_TON	Switch on time from enable of UART buffer	Time from enable bit with charge pump off			150	
	C_USB_TP/TN/BP/BN or C_SBU1/2 path	Time from enable bit at charge pump steady state			10	μs
UART_TOFF	Switch off time from disable of UART buffer path	Time from disable bit at charge pump steady state			500	ns
UART_BW	3dB bandwidth of UART buffer path	C <sub>L</sub> = 10 pF	200			MHz
USB_RP MULTIF	PLEXER PATH <sup>(1)(3)</sup>					
LICE DON	On anxiety and ALICE DE AN COLUMN TRANSPORT	V <sub>i</sub> = 3 V, I <sub>O</sub> = 20 mA		4.5	10	Ω
USB_RON	On resistance of USB_RP to C_USB_TP/TN/BP/BN	$V_i = 400 \text{ mV}, I_O = 20 \text{ mA}$		3	7	22
USB_ROND	On resistance difference between P and N paths of USB_RP to C_USB_TP/TN/BP/BN	$V_i = 0.4 \text{ V to 3 V, I}_0 = 20 \text{ mA}$	-0.15		0.15	Ω
LICE TON	Cruitale on time from analys of UCD UCD DD noth	Time from enable bit with charge pump off			150	
USB_TON	Switch on time from enable of USB USB_RP path	Time from enable bit at charge pump steady state			15	μs
USB_TOFF	Switch off time from disable of USB_RP path	Time from disable bit at charge pump steady state			500	ns
USB_BW	3dB bandwidth of USB_RP path	C <sub>L</sub> = 10 pF	850			MHz
USB_ISO	Off Isolation of USB_RP path	$R_L$ = 50 $\Omega$ , $V_I$ = 800 mV, $f$ = 240 MHz			-19	dB
USB_XTLK	Channel to Channel crosstalk of USB_RP path	$R_L = 50 \Omega$ , $f = 240 MHz$			-26	dB
C_SBU1/2 OUTP	UT					
R_SBU_OPEN	Resistance of the open C_SBU1/2 paths	V <sub>i</sub> = 0 V to LDO_3V3	1			$M\Omega$
R_USB_OPEN	Resistance of the open C_USB_T/B/P/N paths	V <sub>i</sub> = 0 V to LDO_3V3	1			MΩ

<sup>(1)</sup> All RON specified maximums are the maximum of either of the switches in a pair. All ROND specified maximums are the maximum difference between the two switches in a pair. ROND does not add to RON.

<sup>(2)</sup> The UART switch path connects from the UART buffers to the port pins. See *Input/Output (I/O) Requirements and Characteristics* for buffer specifications.

<sup>(3)</sup> See Port Data Multiplexer USB Endpoint Requirements and Characteristics for the USB\_EP specifications.



### 6.13 Port Data Multiplexer Clamp Characteristics

Recommended operating conditions;  $T_A = -10$ °C to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VCLMP_IND	Clamp Voltage triggering indicator to Digital Core		3.8	3.95	4.1	V
ICLMP_IND	Clamp Current at VCLMP_IND		10		250	μΑ
TCLMP_PRT <sup>(1)</sup>	Time from clamp current crossing ICLMP_IND to interrupt signal assertion	I ≥ ICLMP_IND rising	0		4	μS
ICLMD	USB_EP and USB_RP Port Clamp Current	V = LDO_3V3			250	nA
ICLMP		V = VCLMP_IND + 500 mV	3.5		15	mA

<sup>(1)</sup> The TCLMP\_PRT time includes the time through the digital synchronizers. When the clock speed is reduced, the signal assertion time may be longer.

## 6.14 Port Data Multiplexer SBU Detection Requirements

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
VIH_PORT	Port switch detect input high voltage	LDO_3V3 = 3.3 V	2.0		V
VIL_PORT	Port switch detect input low voltage	LDO_3V3 = 3.3 V		0.8	V

### 6.15 Port Data Multiplexer Signal Monitoring Pull-up and Pull-down Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
RPU05	500-Ω pull-up/pull-down resistance	LDO_3V3 = 3.3 V	350	500	650	Ω
RTPU5	5-k $\Omega$ pull-up/pull-down resistance	LDO_3V3 = 3.3 V	3.5	5	6.5	kΩ
RPU100	100-kΩ pull-up/pull-down resistance	LDO_3V3 = 3.3 V	70	100	130	kΩ

### 6.16 Port Data Multiplexer USB Endpoint Requirements and Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Transmitter <sup>(1)</sup>			<u> </u>			
T_RISE_EP	Rising transition time	Low-speed (1.5 Mbps) data rate only	75		300	ns
T_FALL_EP	Falling transition time	Low-speed (1.5 Mbps) data rate only	75		300	ns
T_RRM_EP	Rise/Fall time matching	Low-speed (1.5 Mbps) data rate only	-20%		25%	
V_XOVER_EP	Output crossover voltage		1.3		2	٧
RS_EP	Source resistance of driver including 2nd Stage Port Data Multiplexer			34		Ω
Differential Rec	eiver <sup>(1)</sup>					
VOS_DIFF_EP	Input offset		-100		100	mV
VIN_CM_EP	Common Mode Range		0.8		2.5	٧
RPU_EP	D– Bias Resistance	Receiving	1.425		1.575	kΩ
Single Ended R	eceiver <sup>(1)</sup>					
VTH_SE_EP	Single ended threshold	Signal rising/falling	0.8		2	٧
VHYS_SE_EP	Single ended threshold hysteresis	Signal falling		200		mV

<sup>(1)</sup> The USB Endpoint PHY is functional across the entire VIN\_3V3 operating range, but parameter values are only verified by design for VIN\_3V3 ≥ 3.135 V



## 6.17 Port Data Multiplexer BC1.2 Detection Requirements and Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT				
Data Contact	Data Contact Detect									
IDP_SRC	DCD Source Current	LDO_3V3 = 3.3 V	7	10	13	μΑ				
RDM_DWN	DCD pull-down resistance		14.25	20	24.8	kΩ				
VLGC_HI	Threshold for no connection	VC_USB_TP/BP ≥ VLGC_HILDO_3V3 = 3.3 V LDO_3V3 = 3.3 V	2			V				
VLGC_LO	Threshold for connection	VC_USB_TP/BP ≤ VLGC_LO LDO_3V3 = 3.3 V			0.8	V				
Primary and	Secondary Detect									
VDX_SRC	Source voltage		0.55	0.6	0.65	V				
VDX_RSRC	Total series resistance due to Port Data Multiplexer	VDX_SRC = 0.65 V			65	Ω				
VDX_ILIM	VDX_SRC current limit		250		400	μΑ				
IDX_SNK	Sink Current	VC_USB_TN/BN ≥ 250 mV	25	75	125	μΑ				

## 6.18 Analog-to-Digital Converter (ADC) Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	MIN	TYP	MAX	UNIT
RES_ADC	ADC Resolution		10		bits
F_ADC	ADC clock frequency	1.477	1.5	1.523	MHz
T_ENA	ADC enable time	42.14	43	43.86	μS
T_SAMPLEA	ADC input sample time	10.5	10.67	10.9	μS
T_CONVERTA	ADC conversion time	7.88	8	8.12	μS
T_INTA	ADC interrupt time	1.31	1.33	1.35	μS
LSB	Least Significant Bit	1.152	1.17	1.188	mV
DNL	Differential Non-linearity	-0.65		0.65	LSB
INL	Integral Non-linearity	-1.2		1.2	LSB
CAIN EDD	Gain Error (divider)	-1.5%		1.5%	
GAIN_ERR	Gain Error (no divider)	-1		1	
VOS_ERR	Buffer Offset Error	-10		10	mV
THERM_ACC	Thermal Sense Accuracy	-8		8	°C
THERM_GAIN	Thermal slope		3.095		mV/°C
THERM_V0	Zero Degree Voltage		0.823		V

### 6.19 Input/Output (I/O) Requirements and Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}C$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
SPI_VIH	High Level Input Voltage	LDO_3V3 = 3.3 V	2			V
SPI_VIL	Low Input Voltage	LDO_3V3 = 3.3 V			8.0	V
SPI_HYS	Input Hysteresis Voltage	LDO_3V3 = 3.3 V	0.2			V
SPI_ILKG	Leakage Current	Output is Hi-Z, V <sub>IN</sub> = 0 to LDO_3V3	-1		1	μΑ
SPI VOH	SPI Output High Voltage	$I_0 = -8 \text{ mA}, LDO_3V3 = 3.3 \text{ V}$	2.9			V
3FI_VOH		$I_0 = -15 \text{ mA}, LDO_3V3 = 3.3 \text{ V}$	2.5			
SPI_VOL	SPI Output Low Voltage	I <sub>O</sub> = 10 mA			0.4	V
		$I_O = 20 \text{ mA}$			0.8	



# Input/Output (I/O) Requirements and Characteristics (continued)

Recommended operating conditions;  $T_A = -10^{\circ}C$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SWDIO						
SWDIO_VIH	High Level Input Voltage	LDO_3V3 = 3.3 V	2			V
SWDIO_VIL	Low Input Voltage	LDO_3V3 = 3.3 V			0.8	V
SWDIO_HYS	Input Hysteresis Voltage	LDO_3V3 = 3.3 V	0.2			V
SWDIO_ILKG	Leakage Current	Output is Hi-Z, V <sub>IN</sub> = 0 to LDO_3V3	-1		1	μА
	Output High Voltage	I <sub>O</sub> = -8 mA, LDO_3V3 = 3.3 V	2.9			V
SWDIO_VOH	, ,	I <sub>O</sub> = -15 mA, LDO_3V3 = 3.3 V	2.5			
011/010 1/01	Output Low Voltage	I <sub>O</sub> = 10 mA			0.4	V
SWDIO_VOL		I <sub>O</sub> = 20 mA			0.8	
SWDIO_RPU	Pull-up Resistance		2.8	4	5.2	kΩ
SWDIO_TOS	SWDIO Output skew to falling edge SWDCLK		-5		5	ns
SWDIO_TIS	Input Setup time required between SWDIO and rising edge of SWCLK		6			ns
SWDIO_TIH	Input Hold time required between SWDIO and rising edge of SWCLK		1			ns
SWDCLK					ı	
SWDCL_VIH	High Level Input Voltage	LDO_3V3 = 3.3 V	2			V
SWDCL_VIL	Low Input Voltage	LDO_3V3 = 3.3 V			0.8	V
SWDCL_THI	SWDIOCLK HIGH period		0.05		500	μS
SWDCL_TLO	SWDIOCLK LOW period		0.05		500	μS
SWDCL_HYS	Input Hysteresis Voltage	LDO_3V3 = 3.3 V	0.2			V
SWDCL_RPU	Pull-up Resistance		2.8	4	5.2	kΩ
GPIO (GPIO0-8, D	EBUG1-4, DEBUG_CTL1/2, MRESET, RESETZ, BUSPOWE	ERZ)				
	High Level Input Voltage	LDO_3V3 = 3.3 V	2			V
GPIO_VIH		VDDDIO = 1.8 V	1.25			
GPIO_VIL		LDO_3V3 = 3.3 V			0.8	
	Low Input Voltage	VDDIO = 1.8 V			0.63	V
		LDO_3V3 = 3.3 V	0.2			
GPIO_HYS	Input Hysteresis Voltage	VDDIO = 1.8 V	0.09			V
GPIO_ILKG	I/O Leakage Current	Pin is Hi-Z; V <sub>IN</sub> = 0 V to VDD (VDDIO or LDO_3V3)	-1		1	μА
GPIO_RPU	Pull-up resistance (GPIO0-8, DEBUG1-4, MRESET, RESETZ, BUSPOWERZ)	Pull-up enabled	50	100	150	kΩ
	Pull-up resistance (DEBUG_CTL1/2)	Pull-up enabled	2.5	5	7.5	
GPIO_RPD	Pull-down resistance (GPIO0-8, DEBUG1-4, MRESET, RESETZ, BUSPOWERZ) $^{(1)}$	Pull-down enabled	50	100	150	kΩ
GPIO_DG	Digital input path de-glitch			20		ns
GPIO_VOH	GPIO Output High Voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.9			V
0110_7011	Of 10 Output Flight Voltage	IO = -2  mA, VDDIO = 1.8  V	1.35			· ·
GPIO_VOL	GPIO Output Low Voltage	IO = 2 mA, LDO_3V3 = 3.3 V			0.4	V
01 10_VOL	Of 10 Output Low Voltage	IO = 2 mA, VDDIO = 1.8 V			0.45	· ·
HRESET						
HRESET_VIH	High-level input voltage		1.25			V
HRESET_VIL	Low-level input voltage				0.63	V
HRESET_HYS	Input hysteresis Voltage		0.09			V
HRESET_ILKG	I/O leakage current	V <sub>IN</sub> = 0 V to LDO_1V8D	-1		1	μΑ
HRESET_THIGH	HRESET minimum high time to assert a reset condition		2.0			ma
HRESET_TLOW	HRESET minimum low time to de-assert a reset condition		2.0	-		ms
UART_RX/TX			-			-

<sup>(1)</sup> DEBUG\_CTL1/2 do not have an internal pull-down resistance path.

Submit Documentation Feedback



# Input/Output (I/O) Requirements and Characteristics (continued)

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UARTRX VIH	Lligh Loyal Innut Valtage	LDO_3V3 = 3.3 V	2			V
UARTRA_VIH	High Level Input Voltage	VDDDIO = 1.8 V	1.25			V
UARTRX_VIL	Low Input Voltage	LDO_3V3 = 3.3 V			0.8	V
		VDDIO = 1.8 V			0.63	V
UARTRX_HYS	Input hysteresis Voltage	LDO_3V3 = 3.3 V	0.2			V
		VDDIO = 1.8 V	0.09			V
LIADITY VOLL	GPIO Output High Voltage	$I_{O} = -2 \text{ mA}, LDO_{3}V3 = 3.3 \text{ V}$	2.9			V
UARTTX_VOH		I <sub>O</sub> = -2 mA, VDDIO = 1.8 V	1.35			V
LIADITY VOI	ODIO Outrot Levy Veltere	I <sub>O</sub> = 2 mA, LDO_3V3 = 3.3 V			0.4	V
UARTTX_VOL	GPIO Output Low Voltage	I <sub>O</sub> = 2 mA, VDDIO = 1.8 V			0.45	V
UARTTX_RO	Output impedance, TX channel	LDO_3V3 = 3.3 V	35	70	115	Ω
UARTTX_TRTF	Rise and fall time, TX channel	10%–90%, C <sub>L</sub> = 20 pF	1		40	ns
UART_FMAX	Maximum UART baud rate				1.1	Mbps



# Input/Output (I/O) Requirements and Characteristics (continued)

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I2C_IRQZ						
OD_VOL	Low level output voltage	IOL = 2 mA			0.4	V
OD_LKG	Leakage Current	Output is Hi-Z, $V_{IN} = 0$ to LDO_3V3	-1		1	μΑ
SBU						
SBU_VIH	High Level Input Voltage	LDO_3V3 = 3.3 V	2			V
SBU_VIL	Low Input Voltage	LDO_3V3 = 3.3 V			8.0	V
SBU_HYS	Input hysteresis Voltage	LDO_3V3 = 3.3 V	0.2			V

## 6.20 I<sup>2</sup>C Slave Requirements and Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}C$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SDA and SO	CL COMMON CHARACTERISTICS					
ILEAK	Input leakage current	Voltage on Pin = LDO_3V3	-3		3	μΑ
VOL	SDA output low voltage	IOL = 3 mA, LDO_3V3 = 3.3 V			0.4	V
VOL	SDA output low voltage	IOL = 3 mA, VDDIO = 1.8 V			0.36	V
IOL	SDA max output low current	VOL = 0.4 V	3			mA
IOL	SDA max output low current	VOL = 0.6 V	6			ША
VIL	Input low signal	LDO_3V3 = 3.3 V			0.99	V
VIL	input low signal	VDDIO = 1.8 V			0.54	٧
VIH	Input high signal	LDO_3V3 = 3.3 V	2.31			V
VIII	input nigri signai	VDDIO = 1.8 V	1.26			
VHYS	Input Hysteresis	LDO_3V3 = 3.3 V	0.17			V
VIIIO	input riysteresis	VDDIO = 1.8 V	0.09			v
TSP	I <sup>2</sup> C pulse width suppressed				50	ns
CI	Pin Capacitance				10	pF
SDA and SO	CL STANDARD MODE CHARACTERISTICS					
FSCL	I <sup>2</sup> C clock frequency		0		100	kHz
THIGH	I <sup>2</sup> C clock high time		4			μS
TLOW	I <sup>2</sup> C clock low time		4.7			μS
TSUDAT	I <sup>2</sup> C serial data setup time		250			ns
THDDAT	I <sup>2</sup> C serial data hold time		0			ns
TVDDAT	I <sup>2</sup> C Valid data time	SCL low to SDA output valid			3.4	μS
TVDACK	I <sup>2</sup> C Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low			3.4	μS
TOCF	I <sup>2</sup> C output fall time	10 pF to 400 pF bus			250	ns
TBUF	I <sup>2</sup> C bus free time between stop and start		4.7			μS
TSTS	I <sup>2</sup> C start or repeated Start condition setup time		4.7			μS
TSTH	I <sup>2</sup> C Start or repeated Start condition hold time		4			μS
TSPS	I <sup>2</sup> C Stop condition setup time		4			μS



## I<sup>2</sup>C Slave Requirements and Characteristics (continued)

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SDA and So	CL FAST MODE CHARACTERISTICS					
FSCL	I <sup>2</sup> C clock frequency		0		400	kHz
THIGH	I <sup>2</sup> C clock high time		0.6			μS
TLOW	I <sup>2</sup> C clock low time		1.3			μS
TSUDAT	I <sup>2</sup> C serial data setup time		100			ns
THDDAT	I <sup>2</sup> C serial data hold time		0			ns
TVDDAT	I <sup>2</sup> C Valid data time	SCL low to SDA output valid			0.9	μS
TVDACK	I <sup>2</sup> C Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low			0.9	μS
TOCF	120	10 pF to 400 pF bus, VDD = 3.3 V	12		250	
TOCF	I <sup>2</sup> C output fall time	10 pF to 400 pF bus, VDD = 1.8 V	6.5		250	ns
TBUF	I <sup>2</sup> C bus free time between stop and start		1.3			μS
TSTS	I <sup>2</sup> Cstart or repeated Start condition setup time		0.6			μS
TSTH	I <sup>2</sup> C Start or repeated Start condition hold time		0.6			μS
TSPS	I <sup>2</sup> C Stop condition setup time		0.6			μS

### 6.21 SPI Master Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FSPI	Frequency of SPI_CLK		11.82	12	12.18	MHz
TPER	Period of SPI_CLK (1/F_SPI)		82.1	83.33	84.6	ns
TWHI	SPI_CLK High Width		30			ns
TWLO	SPI_CLK Low Width		30			ns
TDACT	SPI_SZZ falling to SPI_CLK rising delay time		30		50	ns
TDINACT	SPI_CLK falling to SPI_SSZ rising delay time		160		180	ns
TDMOSI	SPI_CLK falling to SPI_MOSI Valid delay time		<b>-</b> 5		5	ns
TSUMISO	SPI_MISO valid to SPI_CLK falling setup time		21			ns
THDMSIO	SPI_CLK falling to SPI_MISO invalid hold time		0			ns
TRSPI	SPI_SSZ/CLK/MOSI rise time	10% to 90%, C <sub>L</sub> = 5 pF to 50 pF, LDO_3V3 = 3.3 V	0.1		8	ns
TFSPI	SPI_SSZ/CLK/MOSI fall time	90% to 10%, C <sub>L</sub> = 5 pF to 50 pF, LDO_3V3 = 3.3 V	0.1		8	ns

## 6.22 Single-Wire Debugger (SWD) Timing Requirements

Recommended operating conditions;  $T_A = -10^{\circ}C$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FSWD	Frequency of SWD_CLK				10	MHz
TPER	Period of SWD_CLK (1/FSWD)		100			ns
TWHI	SWD_CLK High Width		35			ns
TWLO	SWD_CLK Low Width		35			ns
TDOUT	SWD_CLK rising to SWD_DATA valid delay time		2		25	ns
TSUIN	SWD_DATA valid to SWD_CLK rising setup time		9			ns
THDIN	SWD_DATA hold time from SWD_CLK rising		3			ns
TRSWD	SWD Output rise time	10% to 90%, C <sub>L</sub> = 5 pF to 50 pF, LDO_3V3 = 3.3 V	0.1		8	ns
TFSWD	SWD Output fall time	90% to 10%, C <sub>L</sub> = 5 pF to 50 pF, LDO_3V3 = 3.3 V	0.1		8	ns



## 6.23 BUSPOWERZ Configuration Requirements

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
VBPZ_DIS1	BUSPOWERZ Voltage range 1 for disabling system power from VBUS			0.8	V
VBPZ_HV	BUSPOWERZ Voltage for receiving VBUS Power through the PP_HV path		0.8	2.	V
VBPZ_DIS2	BUSPOWERZ Voltage range 2 for disabling system power from VBUS		2.4		V

# 6.24 HPD Timing Requirements and Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

Treestiminenada operating containene, T <sub>A</sub> = 10 0 to 100 0 timest cultivities noted							
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DP SOURCE SIDE (HPD TX)							
T_IRQ_MIN	HPD IRQ minimum assert time		675	750	825	μS	
T_3MS_MIN	HPD Assert 3 ms minimum time		3	3.33	3.67	ms	
DP SINK SIDE (HPD RX)							
T_HPD_HDB	HDD high do hounge time	HPD_HDB_SEL = 0	300	375	450	μS	
	HPD High de-bounce time	HPD_HDB_SEL = 1	100 111	122	ms		
T_HPD_LDB	HPD low de-bounce time		300	375	450	μS	
T_HPD_IRQ	HPD IRQ limit time		1.35	1.5	1.65	ms	

### 6.25 Thermal Shutdown Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TSD_MAIN	Thermal shutdown temperature of the main thermal shutdown	Temperature rising	145	160	175	°C
TSDH_MAIN	Thermal shutdown hysteresis of the main thermal shutdown	Temperature falling		20		°C
TSD_PWR	Thermal shutdown temperature of the power path block	Temperature rising	135	150	165	°C
TSDH_PWR	Thermal shutdown hysteresis of the power path block	Temperature falling		37		°C
TSD_DG	Programmable thermal shutdown detection de-glitch time				0.1	ms


### 6.26 Oscillator Requirements and Characteristics

Recommended operating conditions;  $T_A = -10^{\circ}\text{C}$  to +85°C unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FOSC_48M	48-MHz oscillator		47.28	48	48.72	MHz
FOSC_100K	100-kHz oscillator		95	100	105	kHz
RR_OSC	External oscillator set resistance (0.2%)		14.98 5	15	15.01 5	kΩ



## 6.27 Typical Characteristics



Product Folder Links: TPS65986

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



## 7 Parameter Measurement Information




Figure 4. RESETZ Assertion Timing




Figure 5. ADC Enable and Conversion Timing

Copyright © 2015–2016, Texas Instruments Incorporated Product Folder Links: TPS65986



## **Parameter Measurement Information (continued)**




Figure 6. ADC Repeated Conversion Timing




Figure 7. I<sup>2</sup>C Slave Interface Timing

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



## **Parameter Measurement Information (continued)**




Figure 8. SPI Master Timing




Figure 9. SWD Timing



### 8 Detailed Description

#### 8.1 Overview

The TPS65986 is a fully-integrated USB Power Delivery (USB-PD) management device providing cable plug and orientation detection for a USB Type-C and PD plug or receptacle. The TPS65986 communicates with the cable and another USB Type-C and PD device at the opposite end of the cable, enables integrated port power switches, controls an external high current port power switch, and multiplexes high-speed data to the port for USB2.0 and supported Alternate Mode sideband information. The TPS65986 also controls an attached superspeed multiplexer to simultaneously support USB3.0/3.1 data rates and DisplayPort video.

The TPS65986 is divided into six main sections: the USB-PD controller, the cable plug and orientation detection circuitry, the port power switches, the port data multiplexer, the power management circuitry, and the digital core.

The USB-PD controller provides the physical layer (PHY) functionality of the USB-PD protocol. The USB-PD data is output through either the C\_CC1 pin or the C\_CC2 pin, depending on the orientation of the reversible USB Type-C cable. For a high-level block diagram of the USB-PD physical layer, a description of its features and more detailed circuitry, refer to the *USB-PD Physical Layer* section.

The cable plug and orientation detection analog circuitry automatically detects a USB Type-C cable plug insertion and also automatically detects the cable orientation. For a high-level block diagram of cable plug and orientation detection, a description of its features and more detailed circuitry, refer to the *Cable Plug and Orientation Detection* section.

The port power switches provide power to the system port through the VBUS pin and also through the C\_CC1 or C\_CC2 pins based on the detected plug orientation. For a high-level block diagram of the port power switches, a description of its features and more detailed circuitry, refer to the *Port Power Switches* section.

The port data multiplexer connects various input pairs to the system port through the C\_USB\_TP, C\_USB\_TN, C\_USB\_BP, C\_USB\_BN, C\_SBU1 and C\_SBU2 pins. For a high-level block diagram of the port data multiplexer, a description of its features and more detailed circuitry, refer to the *USB Type-C Port Data Multiplexer* section.

The power management circuitry receives and provides power to the TPS65986 internal circuitry and to the VOUT\_3V3 and LDO\_3V3 outputs. For a high-level block diagram of the power management circuitry, a description of its features and more detailed circuitry, refer to the *Power Management* section.


The digital core provides the engine for receiving, processing, and sending all USB-PD packets as well as handling control of all other TPS65986 functionality. A small portion of the digital core contains non-volatile memory, called boot code, which is capable of initializing the TPS65986 and loading a larger, configurable portion of application code into volatile memory in the digital core. For a high-level block diagram of the digital core, a description of its features and more detailed circuitry, refer to the *Digital Core* section.

The digital core of the TPS65986 also interprets and uses information provided by the analog-to-digital converter ADC (see the *ADC* section), is configurable to read the status of general purpose inputs and trigger events accordingly, and controls general outputs which are configurable as push-pull or open-drain types with integrated pull-up or pull-down resistors and can operate tied to a 1.8 V or 3.3 V rail. The TPS65986 is an I<sup>2</sup>C slave to be controlled by a host processor (see the *PC Slave Interface* section), an SPI master to write to and read from an external flash memory (see the *SPI Master Interface* section), and is programmed by a single-wire debugger (SWD) connection (see the *Single-Wire Debugger Interface* section).

The TPS65986 also integrates a thermal shutdown mechanism (see *Thermal Shutdown* section) and runs off of accurate clocks provided by the integrated oscillators (see the *Oscillators* section).



### 8.2 Functional Block Diagram



### 8.3 Feature Description

### 8.3.1 USB-PD Physical Layer

Figure 10 shows the USB PD physical layer block surrounded by a simplified version of the analog plug and orientation detection block.






Figure 10. USB-PD Physical Layer and Simplified Plug and Orientation Detection Circuitry

USB-PD messages are transmitted in a USB Type-C system using a BMC signaling. The BMC signal is output on the same pin (C\_CC1 or C\_CC2) that is DC biased due to the DFP (or UFP) cable attach mechanism discussed in the *Cable Plug and Orientation Detection* section.

### 8.3.1.1 USB-PD Encoding and Signaling

Figure 11 illustrates the high-level block diagram of the baseband USB-PD transmitter. Figure 12 illustrates the high-level block diagram of the baseband USB-PD receiver.




Figure 11. USB-PD Baseband Transmitter Block Diagram






Figure 12. USB-PD Baseband Receiver Block Diagram

The USB-PD baseband signal is driven on the C\_CCn pins with a tri-state driver. The tri-state driver is slew rate limited to reduce the high frequency components imparted on the cable and to avoid interference with frequencies used for communication.

#### 8.3.1.2 USB-PD Bi-Phase Marked Coding

The USBP-PD physical layer implemented in the TPS65986 is compliant to the USB-PD Specifications. The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphase Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to ½ bit over an arbitrary packet, so a very low DC level). Figure 13 illustrates Biphase Mark Coding.




Figure 13. Biphase Mark Coding Example

The USB PD baseband signal is driven onto the C\_CC1 or C\_CC2 pins with a tri-state driver. The tri-state driver is slew rate to limit coupling to D+/D- and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter will start by transmitting a low level. The receiver at the other end will tolerate the loss of the first edge. The transmitter will terminate the final bit by an edge to ensure the receiver clocks the final bit of EOP.

#### 8.3.1.3 USB-PD Transmit (TX) and Receive (Rx) Masks

The USB-PD driver meets the defined USB-PD BMC TX masks. Since a BMC coded "1" contains a signal edge at the beginning and middle of the UI, and the BMC coded "0" contains only an edge at the beginning, the masks are different for each. The USB-PD receiver meets the defined USB-PD BMC Rx masks. The boundaries of the Rx outer mask are specified to accommodate a change in signal amplitude due to the ground offset through the cable. The Rx masks are therefore larger than the boundaries of the TX outer mask. Similarly, the boundaries of the Rx inner mask are smaller than the boundaries of the TX inner mask. Triangular time masks are superimposed on the TX outer masks and defined at the signal transitions to require a minimum edge rate that will have minimal impact on adjacent higher speed lanes. The TX inner mask enforces the maximum limits on the rise and fall times. Refer to the USB-PD Specifications for more details.

### 8.3.1.4 USB-PD BMC Transmitter

The TPS65986 transmits and receives USB-PD data over one of the C\_CCn pins. The C\_CCn pin is also used to determine the cable orientation (see the *Cable Plug and Orientation Detection* section) and maintain cable/device attach detection. Thus, a DC bias will exist on the C\_CCn. The transmitter driver will overdrive the C\_CCn DC bias while transmitting, but will return to a Hi-Z state allowing the DC voltage to return to the C\_CCn pin when not transmitting. Figure 14 shows the USB-PD BMC TX/Rx driver block diagram.




Figure 14. USB-PD BMC TX/Rx Block Diagram

Figure 15 shows the transmission of the BMC data on top of the DC bias. Note that the DC bias can be anywhere between the minimum threshold for detecting a UFP attach (VD\_CCH\_USB) and the maximum threshold for detecting a UFP attach to a DFP (VD\_CCH\_3P0) defined in the *Cable Plug and Orientation Detection* section. This means that the DC bias can be below VOH of the transmitter driver or above VOH.




Figure 15. TX Driver Transmission with DC Bias

The transmitter drives a digital signal onto the C\_CCn lines. The signal peak VTXP is adjustable by application code and sets the VOH/VOL for the BMC data that is transmitted, and is defined in *USB-PD TX Driver Voltage Adjustment Parameter*. Keep in mind that the settings in a final system must meet the TX masks defined in the USB-PD Specifications.

When driving the line, the transmitter driver has an output impedance of ZDRIVER. ZDRIVER is determined by the driver resistance and the shunt capacitance of the source and is frequency dependent. ZDRIVER impacts the noise ingression in the cable.

Figure 16 shows the simplified circuit determining ZDRIVER. It is specified such that noise at the receiver is bounded.

ZDRVER is defined by Equation 1.

$$ZDRIVER = \frac{R_{DRIVER}}{1 + s \times R_{DRIVER} \times C_{DRIVER}}$$
(1)






Figure 16. ZDRIVER Circuit

#### 8.3.1.5 USB-PD BMC Receiver

The receiver block of the TPS65986 receives a signal that falls within the allowed Rx masks defined in the USB PD specification. The receive thresholds and hysteresis come from this mask. The values for VRXTR and VRXTF are listed in *USB-PD Baseband Signal Requirements and Characteristics*.

Figure 17 shows an example of a multi-drop USB-PD connection. This connection has the typical UFP (device) to DFP (host) connection, but also includes cable USB-PD TX/Rx blocks. Only one system can be transmitting at a time. All other systems are Hi-Z (ZBMCRX). The USB-PD Specification also specifies the capacitance that can exist on the wire as well as a typical DC bias setting circuit for attach detection.




Figure 17. Example USB-PD Multi-Drop Configuration

### 8.3.2 Cable Plug and Orientation Detection

Figure 18 shows the plug and orientation detection block at each C\_CC pin (C\_CC1 and C\_CC2). Each pin has identical detection circuitry.




Figure 18. Plug and Orientation Detection Block

Rd

Ra

Rd

Debug Accessory Mode

Audio Adapter Accessory

attached

Mode attached



### **Feature Description (continued)**

#### 8.3.2.1 Configured as a DFP

When configured as a DFP, the TPS65986 detects when a cable or a UFP is attached using the C\_CC1 and C\_CC2 pins. When in a disconnected state, the TPS65986 monitors the voltages on these pins to determine what, if anything, is connected. See the USB Type-C Specification for more information.

Table 1 shows the high-level detection results. Refer to the USB Type-C Specification for more information.

C\_CC1 C\_CC2 **CONNECTION STATE RESULTING ACTION** Continue monitoring both C\_CC pins for attach. Power is not applied to VBUS or Open Open Nothing attached VCONN until a UFP connect is detected. Rd Open UFP attached Monitor C\_CC1 for detach. Power is applied to VBUS but not to VCONN (C\_CC2). Open Rd UFP attached Monitor C\_CC2 for detach. Power is applied to VBUS but not to VCONN (C\_CC1). Monitor C\_CC2 for a UFP attach and C\_CC1 for cable detach. Power is not applied Open Powered Cable/No UFP Ra attached to VBUS or VCONN (C\_CC1) until a UFP attach is detected. Ra Powered Cable/No UFP Monitor C\_CC1 for a UFP attach and C\_CC2 for cable detach. Power is not applied Open attached to VBUS or VCONN (C\_CC1) until a UFP attach is detected. Provide power on VBUS and VCONN (C\_CC1) then monitor C\_CC2 for a UFP Powered Cable/UFP Attached Ra Rd detach. C CC1 is not monitored for a detach. Provide power on VBUS and VCONN (C CC2) then monitor C CC1 for a UFP Rd Ra Powered Cable/UFP attached

detach. C\_CC2 is not monitored for a detach.

Table 1. Cable Detect States for a DFP

When the TPS65986 is configured as a DFP, a current IH\_CC is driven out each C\_CCn pin and each pin is monitored for different states. When a UFP is attached to the pin, a pull-down resistance of Rd to GND will exist. The current IH\_CC is then forced across the resistance Rd generating a voltage at the C\_CCn pin.

Sense either C\_CC pin for detach.

Sense either C\_CC pin for detach.

When configured as a DFP advertising Default USB current sourcing capability, the TPS65986 applies IH\_CC\_USB to each C\_CCn pin. When a UFP with a pull-down resistance Rd is attached, the voltage on the C\_CCn pin will pull below VH\_CCD\_USB. The TPS65986 can also be configured as a DFP to advertise default (500 mA), 1.5 A and 3 A sourcing capabilities.

When the C\_CCn pin is connected to an active cable VCONN (power to the active cable), the pull-down resistance will be different (Ra). In this case, the voltage on the C\_CCn pin will pull below VH CCA USB/1P5/3P0 and the system will recognize the active cable.

The VH\_CCD\_USB/1P5/3P0 thresholds are monitored to detect a disconnection from each of these cases respectively. When a connection has been recognized and the voltage on the C\_CCn pin rises above the VH\_CCD\_USB/1P5/3P0 threshold, the system will register a disconnection.

### 8.3.2.2 Configured as a UFP

When the TPS65986 is configured as a UFP, the TPS65986 presents a pull-down resistance RD\_CC on each C\_CCn pin and waits for a DFP to attach and pull-up the voltage on the pin. The DFP will pull-up the C\_CC pin by applying either a resistance or a current. The UFP detects an attachment by the presence of VBUS. The UFP determines the advertised current from the DFP by the pull-up resistor applied to the C\_CCn pin.

#### 8.3.2.3 Dead-Battery or No-Battery Support

Type-C USB ports require a sink to present Rd on the CC pin before a USB Type-C source will provide a voltage on VBUS. The TPS65986 is hardware-configurable to present this Rd during a dead-battery or no-battery condition. Additional circuitry provides a mechanism to turn off this Rd when the port is acting as a source. Figure 19 shows the RPD\_Gn pin used to configure the behavior of the C\_CCn pins, and elaborates on the basic cable plug and orientation detection block shown in Figure 18. RPD\_G1 and RPD\_G2 configure C\_CC1 and C CC2 respectively. A resistance R RPD is connected to the gate of the pull-down FET on each C CCn pin.



This resistance must be pin-strapped externally in order to configure the C\_CCn pin to behave in one of two ways: present an Rd pull-down resistance or present a Hi-Z when the TPS65986 is unpowered. During normal operation, RD will be RD\_CC; however, while dead-battery or no-battery conditions exist, the resistance is untrimmed and will be RD\_DB. When RD\_DB is presented during dead-battery or no-battery, application code will switch to RD\_CC.




Figure 19. C\_CCn and RPD\_Gn pins

When C\_CC1 is shorted to RPD\_G1 and C\_CC2 is shorted to RPD\_G2 in an application of the TPS65986, booting from dead-battery or no-battery conditions will be supported. In this case, the gate driver for the pull-down FET is Hi-Z at its output. When an external connection pulls up on C\_CCn (the case when connected to a DFP advertising with a pull-up resistance Rp or pull-up current), the connection through R\_RPD will pull up on the FET gate turning on the pull-down through RD\_DB. In this condition, the C\_CCn pin will act as a clamp VTH DB in series with the resistance RD DB.

When RPD\_G1 and RPD\_G2 are shorted to GND in an application and not electrically connected to C\_C1 and C\_CC2, booting from dead-battery or no-battery conditions is not possible. In this case, the TPS65986 will present a Hi-Z on the C\_CC1 and C\_CC2 pins and a USB Type-C source will never provide a voltage on VBUS.

#### 8.3.3 Port Power Switches

Figure 20 shows the TPS65986 port power path including all internal and external paths. The port power path provides to VBUS from PP\_5V0, provides power to or from VBUS from or to PP\_HV, and provides power from PP\_CABLE to C\_CC1 or C\_CC2. The PP\_CABLE to C\_CCn switches shown in Figure 20 are the same as in Figure 10, but are now shown without the analog USB Type-C cable plug and orientation detection circuitry.






Figure 20. Port Power Paths

### 8.3.3.1 5V Power Delivery

The TPS65986 provides port power to VBUS from PP\_5V0 when a low voltage output is needed. The switch path provides 5 V at up to 3 A to from PP\_5V0 to VBUS. Figure 20 shows a simplified circuit for the switch from PP\_5V0 to VBUS.

#### 8.3.3.2 5V Power Switch as a Source

The PP\_5V0 path is unidirectional, sourcing power from PP\_5V0 to VBUS only. When the switch is on, the protection circuitry limits reverse current from VBUS to PP\_5V0. Figure 21 shows the I-V characteristics of the reverse current protection feature. Figure 21 and the reverse current limit can be approximated using Equation 2.






Figure 21. 5 V Switch I-V Curve

Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



#### 8.3.3.3 PP 5V0 Current Sense

The current from PP\_5V0 to VBUS is sensed through the switch and is available to be read digitally through the ADC.

## 8.3.3.4 PP\_5V0 Current Limit

The current through PP\_5V0 to VBUS is limited to ILIMPP5V and is controlled automatically by the digital core. When the current exceeds ILIMPP5V, the current-limit circuit activates. Depending on the severity of the overcurrent condition, the transient response will react in one of two ways: Figure 22 and Figure 23 show the approximate response time and clamping characteristics of the circuit for a hard short while Figure 24 shows the shows the approximate response time and clamping characteristics for a soft short with a load of 2  $\Omega$ .




Figure 22. PP\_5V0 Current Limit with a Hard Short




Figure 23. PP\_5V0 Current Limit with a Hard Short (Extended Time Base)






Figure 24. PP\_5V0 Current Limit with a Soft Short (2  $\Omega$ )

# 8.3.3.5 Internal HV Power Delivery

The TPS65986 has an integrated, bi-directional high-voltage switch that is rated for up to 3 A of current. The TPS65986 is capable of sourcing or sinking high-voltage power through an internal switch path designed to support USB-PD power up to 20 V at 3 A of current. VBUS and PP\_HV are both rated for up to 22 V as determined by *Recommended Operating Conditions*, and operate down to 0 V as determined by *Absolute Maximum Ratings*. In addition, VBUS is tolerant to voltages up to 22 V even when PP\_HV is at 0 V. Similarly, PP\_HV is tolerant up to 22 V while VBUS is at 0 V. The switch structure is designed to tolerate a constant operating voltage differential at either of these conditions. Figure 20 shows a simplified circuit for the switch from PP\_HV to VBUS.

#### 8.3.3.6 Internal HV Power Switch as a Source

The TPS65986 provides power from PP\_HV to VBUS at the USB Type-C port as an output when operating as a source. When the switch is on as a source, the path behaves resistively until the current reaches the amount calculated by Equation 3 and then blocks reverse current from VBUS to PP\_HV. Figure 25 shows the diode behavior of the switch as a source.






Figure 25. Internal HV Switch I-V Curve as a Source

#### 8.3.3.7 Internal HV Power Switch as a Sink

The TPS65986 can also receive power from VBUS to PP\_HV when operating as a sink. When the switch is on as a sink the path behaves as an ideal diode and blocks reverse current from PP\_HV to VBUS. Figure 26 shows the diode behavior of the switch as a sink.






Figure 26. Internal HV Switch I-V Curve as a Sink

## 8.3.3.8 Internal HV Power Switch Current Sense

The current from PP\_HV to VBUS is sensed through the switch and is available to be read digitally through the ADC only when the switch is sourcing power. When sinking power, the readout from the ADC will not reflect the current.

#### 8.3.3.9 Internal HV Power Switch Current Limit

The current through PP\_HV to VBUS is current limited to ILIMPPHV (only when operating as a source) and is controlled automatically by the digital core. When the current exceeds ILIMPPHV, the current-limit circuit activates. Depending on the severity of the over-current condition, the transient response will react in one of two ways: Figure 27 shows the approximate response time and clamping characteristics of the circuit for a hard short while Figure 28 shows the approximate response time and clamping characteristics for a soft short of  $7 \Omega$ .




Figure 27. PP\_HV Current Limit Response with a Hard Short






Figure 28. PP\_HV Current Limit Response with a Soft Short (7  $\Omega$ )

#### 8.3.3.10 Soft Start

When configured as a sink, the SS pin provides a soft start function for the high-voltage power path supply (PP\_HV) up to 5.5 V. The soft start is enabled by application code or via the host processor. The SS pin is initially discharged through a resistance RSS\_DIS. When the switch is turned on, a current ISS is sourced from the pin to a capacitance CSS. This current into the capacitance generates a slow ramping voltage. This voltage is sensed and the power path FETs turn on and the voltage follows this ramp. When the voltage reaches the threshold VTHSS, the power path FET will be near being fully turned on, the output voltage will be fully charged. At time TSSDONE, a signal to the digital core indicates that the soft start function has completed. The ramp rate of the supply is given by Equation 4:

Ramp Rate = 
$$9 \times \frac{ISS}{CSS}$$
 (4)

The maximum ramp voltage for the supply is approximately 16.2 V. For any input voltage higher than this, the ramp will stop at 16.2 V until the firmware disables the soft start. At this point, the voltage will step to the input voltage at a ramp rate defined by approximately 7  $\mu$ A into the gate capacitance of the switch. The TSSDONE time is independent of the actual final ramp voltage.

#### 8.3.3.11 BUSPOWERZ

At power-up, when VIN\_3V3 is not present and a dead-battery condition is supported as described in *Dead-Battery or No-Battery Support*, the TPS65986 will appear as a USB Type-C sink (device) causing a connected USB Type-C source (host) to provide 5 V on VBUS. The TPS65986 will power itself from the 5-V VBUS rail (see *Power Management*) and execute boot code (see *Boot Code*). The boot code will observe the BUSPOWERZ voltage, which will fall into one of two valid voltage ranges: VBPZ\_DIS1/2 or VBPZ\_HV (defined in *BUSPOWERZ Configuration Requirements*). These voltage ranges configure how the TPS65986 routes the 5 V present on VBUS to the system in a dead-battery or no-battery scenario.

When the voltage on BUSPOWERZ is in the VBPZ\_DIS1/2 range (when BUSPOWERZ is tied to LDO\_3V3 as in Figure 29 or BUSPOWERZ is shorted to GND), this indicates that the TPS65986 will not route the 5 V present on VBUS to the entire system. In this case, the TPS65986 will load SPI-connected flash memory and execute this application code. This configuration will disable both PP\_HV high voltage switch and only use VBUS to power the TPS65986.






Figure 29. BUSPOWERZ Configured to Disable Power from VBUS

The BUSPOWERZ pin can alternately configure the TPS65986 to power the entire system through the PP\_HV internal load switch when the voltage on BUSPOWERZ is in the VBPZ\_HV range (when BUSPOWERZ is tied to LDO\_1V8D as in Figure 30).




Figure 30. BUSPOWERZ Configured with PP HV as Input Power Path

#### 8.3.3.12 Voltage Transitions on VBUS through Port Power Switches

Figure 31 shows the waveform for a positive voltage transition. The timing and voltages apply to both a transition from 0 V to PP\_5V0 and a transition from PP\_5V0 to PP\_HV. When a switch is closed to transition the voltage, a maximum slew-rate of SRPOS occurs on the transition. The voltage ramp will remain monotonic until the voltage reaches VSRCVALID within the final voltage. The voltage may overshoot the new voltage by VSRCVALID. After time TSTABLE from the start of the transition, the voltage will fall to within VSRCNEW of the new voltage. During the time TSTABLE, the voltage may fall below the new voltage, but will remain within VSRCNEW of this voltage.




Figure 31. Positive Voltage Transition on VBUS

Figure 32 shows the waveform for a negative voltage transition. The timing and voltages apply to both a transition from PP\_HV to PP\_5V0 and a transition from PP\_5V0 to 0V. When a switch is closed to transition the voltage, a maximum slew-rate of SRNEG occurs on the transition. The voltage ramp will remain monotonic until the voltage reaches TOLTRANUN within the final voltage. The voltage may overshoot the new voltage by TOLTRANLN. After time TSTABLE from the start of the transition, the voltage will fall to within VSRCNEW of the new voltage. During the time TSTABLE, the voltage may fall below the new voltage, but will remain within VSRCNEW of this voltage.




Figure 32. Negative Voltage Transition on VBUS

#### 8.3.3.13 HV Transition to PP RV0 Pull-down on VBUS

The TPS65986 has an integrated active pull-down on VBUS when transitioning from PP\_HV to PP\_5V0, shown in Figure 33. When the PP\_HV switch is disabled and VBUS > PP\_5V0 + VHVDISPD, amplifier turns on a current source and pulls down on VBUS. The amplifier implements active slew rate control by adjusting the pull-down current to prevent the slew rate from exceeding specification. When VBUS falls to within VHVDISPD of PP\_5V0, the pull-down is turned off. The load on VBUS will then continue to pull VBUS down until the ideal diode switch structure turns on connecting it to PP\_5V0. When switching from PP\_HV to PP\_5V0, PP\_HV must be above VSO HV to follow the switch-over shown in Figure 32.




Figure 33. PP\_5V0 Slew Rate Control

#### 8.3.3.14 VBUS Transition to VSAFE0V

When VBUS transitions to near 0 V (VSAFE0V), the pull-down circuit in Figure 33 is turned on until VBUS reaches VSAFE0V. This transition will occur within time TSAFE0V.



# 8.3.3.15 C\_CC1 and C\_CC2 Power Configuration and Power Delivery

The C\_CC1 and C\_CC2 pins are used to deliver power to active circuitry inside a connected cable and output USB-PD data to the cable and connected device. Figure 20 shows the C\_CC1, and C\_CC2 outputs to the port. Only one of these pins will be used to deliver power at a time depending on the cable orientation. The other pin will be used to transmit USB-PD data through the cable to a connected device.

Figure 34 shows a high-level flow of connecting these pins based on the cable orientation. See the *Cable Plug* and *Orientation Detection* section for more detailed information on plug and orientation detection.




Figure 34. Port C\_CC and VCONN Connection Flow

Figure 35 and Figure 36 show the two paths from PP\_CABLE to the C\_CCn pins. When one C\_CCn pin is powered from PP\_CABLE, the other is connected to the USB-PD BMC modem. The red line shows the power path and the green line shows the data path.






Figure 35. Port C\_CC1 and C\_CC2 Normal Orientation Power from PP\_CABLE




Figure 36. Port C\_CC1 and C\_CC2 Reverse Orientation Power from PP\_CABLE

Submit Documentation Feedback



#### 8.3.3.16 PP\_CABLE to C\_CC1 and C\_CC2 Switch Architecture

Figure 20 shows the switch architecture for the PP\_CABLE switch path to the C\_CCc pins. Each path provides a unidirectional current from PP\_CABLE to C\_CC1 and C\_CC2. The switch structure blocks reverse current from C CC1 or C CC2 to PP CABLE.

#### 8.3.3.17 PP\_CABLE to C\_CC1 and C\_CC2 Current Limit

The PP\_CABLE to C\_CC1 and C\_CC2 share current limiting through a single FET on the PP\_CABLE side of the switch. The current limit ILIMPPCC is adjustable between two levels. When the current exceeds ILIMPPCC, the current-limit circuit activates. Depending on the severity of the over-current condition, the transient response will react in one of two ways: Figure 37 and Figure 38 show the approximate response time and clamping characteristics of the circuit for a hard short while Figure 39 shows the approximate response time and clamping characteristics for a soft short. The switch does not have reverse current blocking when the switch is enabled and current is flowing to either C CC1 or C CC2.




Figure 37. PP\_CABLE to C\_CCn Current Limit with a Hard Short




Figure 38. PP\_CABLE to C\_CCn Current Limit with a Hard Short (Extended Time Base)






Figure 39. PP\_CABLE to C\_CCn Current Limit Response with a Soft Short (2  $\Omega$ )

# 8.3.4 USB Type-C Port Data Multiplexer

The USB Type-C receptacle pin configuration is show in Figure 40. Not all signals shown are required for all platforms or devices. The basic functionality of the pins deliver USB 2.0 (D+ and D−) and USB 3.1 (TX and RX pairs) data buses, USB power (VBUS) and ground (GND). Configuration Channel signals (CC1 and CC2), and two Reserved for Future Use (SBU) signal pins. The data bus pins (Top and Bottom D+/D− and the SBU pins) are available to be used in non-USB applications as an Alternate Mode (i.e., DisplayPort, Thunderbolt<sup>TM</sup>, etc.).

A1	A2	A3	A4	A5	A6	A7	A8	A9	A11	A11	A12
GND	TX1+	TX1-	VBUS	CC1	D+	D-	SBU1	VBUS	RX2-	RX2+	GND
GND	RX1+	RX1-	VBUS	SBU2	D-	D+	CC2	VBUS	TX2-	TX2+	GND
B12	B11	B10	В9	В8	В7	В6	B5	В4	В3	B2	B1

Figure 40. USB Type-C Receptacle Pin Configuration

The TPS65986 USB Type-C interface terminations are shown in Table 2. The outputs are determined based on detected cable orientation as well as the identified interface that is connected to the port. There are two USB output ports that may or may not be passing USB data. When an Alternate Mode is connected, these same ports may also pass that data (e.g. DisplayPort, Thunderbolt). Note, the TPS65986 pin to receptacle mapping is shown in Table 2. The super-speed RX and TX pairs are not mapped through the TPS65986 as this would place extra resistance and stubs on the super-speed lines and degrade signal performance. The SBU pair is not mapped through the TPS65986 and may be routed through an external multiplexer in the application.

Table 2. TPS65986 to USB Type-C Receptacle Mapping

DEVICE PIN	Type-C RECEPTACLE PIN
VBUS	VBUS (A4, A9, B4, B9)
C_CC1	CC1 (A5)
C_CC2	CC2 (B5)
C_USB_TP	D+ (A6)
C_USB_TN	D- (A7)
C_USB_BP	D+ (B6)
C_USB_BN	D- (B7)
C_SBU1	SBU1 (A8)



Table 2. TPS65986 to USB Type-C Receptacle Mapping (continued)

DEVICE PIN	Type-C RECEPTACLE PIN
C_SBU2	SBU2 (B8)




Figure 41. Port Data Multiplexers

Table 3 shows the typical signal types through the switch path. The UART\_RX/TX path is digitally buffered to allow tri-state control for this path.

Table 3. Typical Signals through Analog Switch Path

INPUT PATH	SIGNAL TYPE	SIGNAL FUNCTION
UART_RX/TX	Single Ended TX/Rx	UART
AUX_P/N	Differential	DisplayPort and Thunderbolt AUX channel
USB_EP_P/N	Differential	USB 2.0 Low Speed Endpoint
USB_RP_P/N	Differential	USB 2.0 High Speed Data Root Port

## 8.3.4.1 USB Top and Bottom Ports

The Top (C\_USB\_TP and C\_USB\_TN) and Bottom (C\_USB\_BP and C\_USB\_BN) ports that correspond to the Type-C top and bottom USB D+/D- pairs are swapped based on the detected cable orientation. The symmetric pin order shown in Figure 40 from the A-side to the B-side allows the pins to connect to equivalent pins on the opposite side when the cable orientation is reversed.



## 8.3.4.2 Multiplexer Connection Orientation

Table 4 shows the multiplexer connection orientation. For the USB D+/D- pair top and bottom port connections, these connections are fixed. For the SBU port connections, the SBU crossbar multiplexer enables flipping of the signal pair and the connections shown are for the upside-up orientation. The CORE\_UARTn connections come from a digital crossbar multiplexer that allows the UART\_RX/TX to be mapped to any of the 1<sup>st</sup> stage multiplexers.

**Table 4. Data Multiplexer Connections** 

SYSTEM PIN	USB TOP PIN	USB BOTTOM PIN	SBU MULTIPLEXER PIN
USB_RP_P	C_USB_TP	C_USB_BP	
USB_RP_N	C_USB_TN	C_USB_BN	
USB_EP_P	C_USB_TP	C_USB_BP	
USB_EP_N	C_USB_TN	C_USB_BN	
AUX_P	C_USB_TP	C_USB_BP	SBU1
AUX_N	C_USB_TN	C_USB_BN	SBU2
CORE_UART0_TX	C_USB_TP		
CORE_UART0_RX	C_USB_TN		
CORE_UART1_TX		C_USB_BP	
CORE_UART1_RX		C_USB_BN	
CORE_UART2_TX			SBU1
CORE_UART2_RX			SBU2

#### 8.3.4.3 Digital Crossbar Multiplexer

The TPS65986 UART path (UART\_RX/TX pins) have digital inputs that pass through a cross-bar multiplexer inside the digital core. These pins are configurable as an input or output of the cross-bar multiplexer. The digital cross-bar multiplexer then connects to the port data multiplexers as shown in Figure 41. The connections are configurable via firmware. The default state at power-up is to connect a buffered version of UART\_RX to UART\_TX providing a bypass through the TPS65986 for daisy chaining during power on reset.

#### 8.3.4.4 SBU Crossbar Multiplexer

The SBU Crossbar Multiplexer provides pins (C\_SBU1 and C\_SBU2) for future USB functionality as well as Alternate Modes. The multiplexer swaps the output pair orientation based on the cable orientation. For more information on Alternate Modes, refer to the USB PD Specification.

#### 8.3.4.5 Signal Monitoring and Pull-up/Pull-down

The TPS65986 has comparators that may be enabled to interrupt the core when a switching event occurs on any of the port inputs. The input parameters for the detection are shown in *Port Data Multiplexer Signal Monitoring Pull-up and Pull-down Characteristics*. These comparators are disconnected by application code when these pins are not digital signals but an analog voltage.

The TPS65986 has pull-up and pull-down resistors between the first and second stage multiplexers of the port switch for each port output: C\_SBU1/2, C\_USB\_TP/N, C\_USB\_BP/N. The configurable pull-up and pull-down resistance between each multiplexer are shown in Figure 42.






Figure 42. Port Detect and Pull-up/Pull-down

## 8.3.4.6 Port Multiplexer Clamp

Each input to the 2<sup>nd</sup> stage multiplexer is clamped to prevent voltages on the port from exceeding the safe operating voltage of circuits attached to the system side of the Port Data Multiplexer. Figure 43 shows the simplified clamping circuit. When a path through the 2<sup>nd</sup> stage multiplexer is closed, the clamp is connected to the one of the port pins (C\_USB\_TP/N, C\_USB\_BP/N, C\_SBU1/2). When a path through the 2<sup>nd</sup> stage multiplexer is not closed, then the port pin is not clamped. As the pin voltage rises above the VCLMP\_IND voltage, the clamping circuit activates, and sinks current to ground, preventing the voltage from rising further.




Figure 43. Port Multiplexer Clamp



## 8.3.4.7 USB2.0 Low-Speed Endpoint

The USB low-speed Endpoint is a USB 2.0 low-speed (1.5 Mbps) interface used to support HID class based accesses. The TPS65986 supports control of endpoint EP0. This endpoint enumerates to a USB 2.0 bus to provide USB-Billboard information to a host system as defined in the USB Type-C standard. EP0 is used for advertising the Billboard Class. When a host is connected to a device that provides Alternate Modes which cannot be supported by the host, the Billboard class allows a means for the host to report back to the user without any silent failures.

Figure 44 shows the USB Endpoint physical layer. The physical layer consists of the analog transceiver, the Serial Interface Engine, and the Endpoint FIFOs and supports low speed operation.




Figure 44. USB Endpoint Phy

The transceiver is made up of a fully differential output driver, a differential to single-ended receive buffer and two single-ended receive buffers on the D+/D- independently. The output driver drives the D+/D- of the selected output of the Port Multiplexer. The signals pass through the 2<sup>nd</sup> Stage Port Data Multiplexer to the port pins. When driving, the signal is driven through a source resistance RS\_EP. RS\_EP is shown as a single resistor in USB Endpoint Phy but this resistance also includes the resistance of the 2<sup>nd</sup> Stage Port Data Multiplexer defined in Port Data Multiplexer Requirements and Characteristics. RPU\_EP is disconnected during transmit mode of the transceiver.

When the endpoint is in receive mode, the resistance RPU\_EP is connected to the D- pin of the top or bottom port (C\_USB\_TN or C\_USB\_BN) depending on the detected orientation of the cable. The RPU\_EP resistance advertises low speed mode only.

#### 8.3.4.8 Battery Charger (BC1.2) Detection Block

The battery charger (BC1.2) detection block integrates circuitry to detect when the connected entity on the USB D+/D- pins is a charger. To enable the required detection mechanisms, the block integrates various voltage sources, currents, and resistances to the Port Data Multiplexers. Figure 45 shows the connections of these elements to the Port Data Multiplexers.






Figure 45. BC1.2 Detection Circuitry

## 8.3.4.9 BC1.2 Data Contact Detect

Data Contact Detect follows the definition in the USB BC1.2 specification. The detection scheme sources a current IDP\_SRC into the D+ pin of the USB connection. The current is sourced into either the C\_USB\_TP (top) or C\_USB\_BP (bottom) D+ pin based on the determined cable/device orientation. A resistance RDM\_DWN is connected between the D- pin and GND. Again, this resistance is connected to either the C\_USB\_TN (top) or C\_USB\_BN (bottom) D- pin based on the determined cable/device orientation. The middle section of Figure 45, the current source IDP\_SRC and the pull-down resistance RDM\_DWN, is activated during data contact detection.

## 8.3.4.10 BC1.2 Primary and Secondary Detection

The Primary and Secondary Detection follow the USB BC1.2 specification. This detection scheme looks for a resistance between D+ and D- lines by forcing a known voltage on the first line, forcing a current sink on the second line and then reading the voltage on the second line using the general purpose ADC integrated in the TPS65986. To provide complete flexibility, 12 independent switches are connected to allow firmware to force voltage, sink current, and read voltage on any of the C\_USB\_TP, C\_USB\_TN, C\_USB\_BP, and C\_USB\_BN. The left and right sections of Figure 45, the voltage source VDX\_SRC and the current source IDX\_SNK, are activated during primary and secondary detection.

# 8.3.5 Power Management

The TPS65986 Power Management block receives power and generates voltages to provide power to the TPS65986 internal circuitry. These generated power rails are LDO\_3V3, LDO\_1V8A, and LDO\_1V8D. LDO\_3V3 is also a low power output to load flash memory. VOUT\_3V3 is a low power output that does not power internal circuitry that is controlled by application code and can be used to power other ICs in some applications. The power supply path is shown in Figure 46.






Figure 46. Power Supply Path

The TPS65986 is powered from either VIN\_3V3 or VBUS. The normal power supply input is VIN\_3V3. In this mode, current flows from VIN\_3V3 to LDO\_3V3 to power the core 3.3 V circuitry and the 3.3 V I/Os. A second LDO steps the voltage down from LDO\_3V3 to LDO\_1V8D and LDO\_1V8A to power the 1.8 V core digital circuitry and 1.8 V analog circuits. When VIN\_3V3 power is unavailable and power is available on the VBUS, the TPS65986 will be powered from VBUS. In this mode, the voltage on VBUS is stepped down through an LDO to LDO\_3V3. Switch S1 in Figure 46 is unidirectional and no current will flow from LDO\_3V3 to VIN\_3V3 or VOUT\_3V3. When VIN\_3V3 is unavailable, this is an indicator that there is a dead-battery or no-battery condition.

## 8.3.5.1 Power-On and Supervisory Functions

A power-on-reset (POR) circuit monitors each supply. This POR allows active circuitry to turn on only when a good supply is present. In addition to the POR and supervisory circuits for the internal supplies, a separate programmable voltage supervisor monitors the VOUT 3V3 voltage.

#### 8.3.5.2 Supply Switch-Over

VIN\_3V3 takes precedence over VBUS, meaning that when both supply voltages are present the TPS65986 will power from VIN\_3V3. Refer to The Figure 46 for a diagram showing the power supply path block. There are two cases in with a power supply switch-over will occur. The first is when VBUS is present first and then VIN\_3V3 becomes available. In this case, the supply will automatically switch-over to VIN\_3V3 and brown-out prevention is verified by design. The other way a supply switch-over will occur is when both supplies are present and VIN\_3V3 is removed and falls below 2.85 V. In this case, a hard reset of the TPS65986 occurs prompting a reboot.

#### 8.3.5.3 RESETZ and MRESET

The VIN\_3V3 voltage is connected to the VOUT\_3V3 output by a single FET switch (S2 in Figure 46).

The enabling of the switch is controlled by the core digital circuitry and the conditions are programmable. A supervisor circuit monitors the voltage at VOUT\_3V3 for an undervoltage condition and sets the external indicator RESETZ. The RESETZ pin is active low (low when an undervoltage condition occurs). The RESETZ output is also asserted when the MRESET input is asserted. The MRESET input is active-high by default, but is configurable to be active low. Figure 4 shows the RESETZ timing with MRESET set to active high. When VOUT\_3V3 is disabled, a resistance of RPDOUT\_3V3 pulls down on the pin.



## 8.3.6 Digital Core

Figure 47 shows a simplified block diagram of the digital core. This diagram shows the interface between the digital and analog portions of the TPS65986.




Figure 47. Digital Core Block Diagram

#### 8.3.7 USB-PD BMC Modem Interface

The USB-PD BMC modem interface is a fully USB-PD compliant Type-C interface. The modem contains the BMC encoder/decoder, the TX/Rx FIFOs, the packet engine for construction/deconstruction of the USB-PD packet. This module contains programmable SOP values and processes all SOP headers.

#### 8.3.8 System Glue Logic

The system glue logic module performs various system interface functions such as control of the system interface for RESETZ, MRESET, and VOUT\_3V3. This module supports various hardware timers for digital control of analog circuits.

## 8.3.9 Power Reset Congrol Module (PRCM)

The PRCM implements all clock management, reset control, and sleep mode control.

#### 8.3.10 Interrupt Monitor

The Interrupt Control module handles all interrupt from the external GPIO as well as interrupts from internal analog circuits.



#### 8.3.11 ADC Sense

The ADC Sense module is a digital interface to the SAR ADC. The ADC converts various voltages and currents from the analog circuits. The ADC converts up to 11 channels from analog levels to digital signals. The ADC can be programmed to convert a single sampled value.

#### 8.3.12 UART

Digital UARTS are provided for serial communication. The UART\_RX/TX pins are typically used to daisy chain two TPS65986 devices in series to share application code at startup.

#### 8.3.13 I<sup>2</sup>C Slave

An  $I^2C$  interface provides interface to the digital core from the system. This interfaces is an  $I^2C$  slave and supports low-speed and full-speed signaling. See the  $I^2C$  Slave Interface section for more information.

#### 8.3.14 SPI Master

The SPI master provides a serial interface to an external flash memory. The recommended memory is the W25Q80DV 8 Mbit Serial Flash Memory. A memory of at least 2 Mbit is required when the TPS65986 is using the memory in an unshared manner. A memory of at least 8 Mbit is required when the TPS65986 is using the memory in an shared manner. See the SPI Master Interface section for more information.

#### 8.3.15 Single-Wire Debugger Interface

The SWD interface provides a mechanism to directly master the digital core.

#### 8.3.16 DisplayPort HPD Timers

To enable DisplayPort HPD signaling through PD messaging, two GPIO pins (GPIO4, GPIO5) are used as the HPD input and output. When events occur on this pins during a DisplayPort connection through the Type-C connector (configured in firmware), hardware timers trigger and interrupt the digital core to indicated needed PD messaging. Table 5 shows each I/O function when GPIO4/5 are configured in HPD mode. When HPD is not enabled via firmware, both GPIO4 and GPIO5 remain generic GPIO and may be programmed for other functions. Figure 48 and Figure 49.

**Table 5. HPD GPIO Configuration** 

HPD (Binary) Configuration	GPIO4	GPIO5	
00	HPD TX	Generic GPIO	
01	HPD RX	Generic GPIO	
10	HPD TX	HPD RX	
11	HPD TX/RX (bidirectional)	Generic GPIO	






Figure 48. HPD RX Flow






Figure 49. HPD TX Flow Diagram

#### 8.3.17 ADC

The TPS65986 ADC is shown in Figure 50. The ADC is a 10-bit successive approximation ADC. The input to the ADC is an analog input multiplexer that supports multiple inputs from various voltages and currents in the device. The output from the ADC is available to be read and used by application firmware. Each supply voltage into the TPS65986 is available to be converted including the port power path inputs and outputs. All GPIO, the C\_CCn pins, the charger detection voltages are also available for conversion. To read the port power path current sourced to VBUS, the high-voltage and low-voltage power paths are sensed and converted to voltages to be read by the ADC.

Submit Documentation Feedback






Figure 50. SAR ADC

# 8.3.17.1 ADC Divider Ratios

The ADC voltage inputs are each divided down to the full-scale input of 1.2 V. The ADC current sensing elements are not divided.

Table 6 shows the divider ratios for each ADC input. The table also shows which inputs are auto-sequenced in the round robin automatic readout mode. The C\_CC1 and C\_CC2 pin voltages each have two conversions values. The divide-by-5 (CCn\_BY5) conversion is intended for use when the C\_CCn pin is configured as VCONN output and the divide-by-2 (CCn\_BY2) conversion is intended for use when C\_CCn pin is configured as the CC data pin.

**Table 6. ADC Divider Ratios** 

CHANNEL #	SIGNAL	TYPE	AUTO-SEQUENCED	DIVIDER RATIO	BUFFERED
0	Thermal Sense	Temperature	Yes	N/A	No
1	VBUS	Voltage	Yes	25	No
2	SENSEP	Voltage	Yes	Yes	No
3	I_RSENSE	Current	Yes	N/A	No
4	PP_HV	Voltage	Yes	25	No
5	IPP_HV	Current	Yes	N/A	No
6	PP_5V0	Voltage	Yes	5	No
7	IPP_5V0	Current	Yes	N/A	No
8	CC1_BY5	Voltage	Yes	5	Yes
9	IPP_CABLE	Current	Yes	N/A	No
10	CC2_BY5	Voltage	Yes	5	Yes
11	GPIO5	Voltage	No	1	No
12	CC1_BY2	Voltage	No	2	Yes
13	CC2_BY2	Voltage	No	2	Yes
14	PP_CABLE	Voltage	No	5	No
15	VIN_3V3	Voltage	No	3	No
16	VOUT_3V3	Voltage	No	3	No
17	BC_ID	Voltage	No	3	Yes
18	LDO_1V8A	Voltage	No	2	No
19	LDO_1V8D	Voltage	No	2	No



#### Table 6. ADC Divider Ratios (continued)

CHANNEL #	SIGNAL	TYPE	AUTO-SEQUENCED	DIVIDER RATIO	BUFFERED
20	LDO_3V3	Voltage	No	3	No
21	I2C_ADDR	Voltage	No	3	Yes
22	GPIO0	Voltage	No	3	Yes
23	GPIO1	Voltage	No	3	Yes
24	GPIO2	Voltage	No	3	Yes
25	GPIO3	Voltage	No	3	Yes
26	GPIO4	Voltage	No	3	Yes
27	GPIO5	Voltage	No	3	Yes
28	GPIO6	Voltage	No	3	Yes
29	GPIO7	Voltage	No	3	Yes
30	GPIO8	Voltage	No	3	Yes
31	BUSPOWERZ	Voltage	No	3	Yes

#### 8.3.17.2 ADC Operating Modes

The ADC is configured into one of three modes: single channel readout, round robin automatic readout and one time automatic readout.

#### 8.3.17.3 Single Channel Readout

In Single Channel Readout mode, the ADC reads a single channel only. Once the channel is selected by firmware, a conversion takes place followed by an interrupt back to the digital core. Figure 5 shows the timing diagram for a conversion starting with an ADC enable. When the ADC is disabled and then enabled, there is an enable time T\_ADC\_EN (programmable) before sampling occurs. Sampling of the input signal then occurs for time T\_SAMPLE (programmable) and the conversion process takes time T\_CONVERT (12 clock cycles). After time T\_CONVERT, the output data is available for read and an Interrupt is sent to the digital core for time T\_INTA (2 clock cycles).

In Single Channel Readout mode, the ADC can be configured to continuously convert that channel. Figure 6 shows the ADC repeated conversion process. In this case, once the interrupt time has passed after a conversion, a new sample and conversion occurs.

## 8.3.17.4 Round Robin Automatic Readout

When this mode is enabled, the ADC state machine will read from channel 0 to channel 11 and place the converted data into registers. The host interface can request to read from the registers at any time. During Round Robin Automatic Readout, the channel averaging must be set to 1 sample.

When the TPS65986 is running a Round Robin Readout, it will take approximately 696  $\mu$ s (11 channels × 63.33  $\mu$ s conversion) to fully convert all channels. Since the conversion is continuous, when a channel is converted, it will overwrite the previous result. Therefore, when all channels are read, any given value may be 649  $\mu$ s out of sync with any other value.

#### 8.3.17.5 One Time Automatic Readout

The One Time Automatic Readout mode is identical to the Round Robin Automatic Readout except the conversion process halts after the final channel is converted. Once all 11 channels are converted, an interrupt occurs to the digital core.

#### 8.3.18 I/O Buffers

Table 7 lists the I/O buffer types and descriptions. Table 8 lists the pin to I/O buffer mapping for cross-referencing a pin's particular I/O structure. The following sections show a simplified version of the architecture of each I/O buffer type.



#### Table 7. I/O Buffer Type Description

BUFFER TYPE	DESCRIPTION
IOBUF_GPIOHSSWD	General Purpose High-Speed I/O
IOBUF_GPIOHSSPI	General Purpose High-Speed I/O
IOBUF_GPIOLS	General Purpose Low-Speed I/O
IOBUF_GPIOLSI2C	General Purpose Low-Speed I/O with I <sup>2</sup> C de-glitch time
IOBUF_I2C	I <sup>2</sup> C Compliant Clock/Data Buffers
IOBUF_OD	Open-Drain Output
IOBUF_UTX	Push-Pull output buffer for UART
IOBUF_URX	Input buffer for UART
IOBUF_PORT	Input buffer between 1st/2nd stage Port Data Multiplexer

# Table 8. Pin to I/O Buffer Mapping

I/O GROUP/PIN	BUFFER TYPE	SUPPLY CONNECTION (DEFAULT FIRST)
DEBUG1/2/3/4	IOBUF_GPIOLS	LDO_3V3, VDDIO
DEBUG_CTL1/2	IOBUF_GPIOLSI2C	LDO_3V3, VDDIO
BUSPOWERZ	IOBUF_GPIOLS	LDO_3V3, VDDIO
GPIO0-8	IOBUF_GPIOLS	LDO_3V3, VDDIO
I2C_IRQZ	IOBUF_OD	LDO_3V3, VDDIO
I2C_SDA/SCL	IOBUF_I2C	LDO_3V3, VDDIO
MRESET	IOBUF_GPIOLS	LDO_3V3, VDDIO
RESETZ	IOBUF_GPIOLS	LDO_3V3, VDDIO
UART_RX	IOBUF_URX	LDO_3V3, VDDIO
UART_TX	IOBUF_UTX	LDO_3V3, VDDIO
PORT_INT	IOBUF_PORT	LDO_3V3
SPI_MOSI/MISO/CLK/SSZ	IOBUF_GPIOHSSPI	LDO_3V3
SWD_CLK/DATA	IOBUF_GPIOHSSWD	LDO_3V3

# 8.3.18.1 IOBUF\_GPIOLS and IOBUF\_GPIOLSI2C

Figure 51 shows the GPIO I/O buffer for all GPIOn pins listed GPIO0-GPIO17 in . GPIOn pins can be mapped to USB Type-C, USB PD, and application-specific events to control other ICs, interrupt a host processor, or receive input from another IC. This buffer is configurable to be a push-pull output, a weak push-pull, or open drain output. When configured as an input, the signal can be a de-glitched digital input or an analog input to the ADC. The push-pull output is a simple CMOS output with independent pull-down control allowing open-drain connections. The weak push-pull is also a CMOS output, but with GPIO\_RPU resistance in series with the drain. The supply voltage to this buffer is configurable to be LDO\_3V3 by default or VDDIO. For simplicity, the connection to VDDIO is not shown in Figure 51, but the connection to VDDIO is fail-safe and a diode will not be present from GPIOn to VDDIO in this configuration. The pull-up and pull-down output drivers are independently controlled from the input and are enabled or disabled via application code in the digital core.






Figure 51. IOBUF\_GPIOLS (General GPIO) I/O

Figure 52 shows the IOBUF\_GPIOLSI2C that is identical to IOBUF\_GPIOLS with an extended de-glitch time.




Figure 52. IOBUF\_GPIOLSI2C (General GPIO) I/O with I<sup>2</sup>C De-glitch

# 8.3.18.2 IOBUF\_OD

The open-drain output driver is shown in Figure 53 and is the same push-pull CMOS output driver as the GPIO buffer. The output has independent pull-down control allowing open-drain connections.






Figure 53. IOBUF\_OD Output Buffer

## 8.3.18.3 IOBUF UTX

The push-pull output driver is shown in Figure 54. The output buffer has a UARTTX\_RO source resistance. The supply voltage to the system side buffer is configurable to be LDO\_3V3 by default or VDDIO. This is not shown in Figure 54. The supply voltage to the port side buffers remains LDO\_3V3.



Figure 54. IOBUF\_UTX Output Buffer

#### 8.3.18.4 IOBUF URX

The input buffer is shown in Figure 55. The supply voltage to the system side buffer is configurable to be LDO\_3V3 by default or VDDIO. This is not shown in Figure 55. The supply voltage to the port side buffers remains LDO\_3V3.




Figure 55. IOBUF URX Input

## 8.3.18.5 IOBUF PORT

The input buffer is shown in Figure 56. This input buffer is connected to the intermediate nodes between the 1<sup>st</sup> stage switch and the 2<sup>nd</sup> stage switch for each port output (C\_USB\_TP/N, C\_USB\_BN/P). The input buffer is enabled via firmware when monitoring digital signals and disabled when an analog signal is desired. See the *Signal Monitoring and Pull-up/Pull-down* section for more detail on the pull-up and pull-down resistors of the intermediate node.




Figure 56. IOBUF\_PORT Input Buffer

## 8.3.18.6 IOBUF I2C

The I<sup>2</sup>C I/O driver is shown in Figure 57. This I/O consists of an open-drain output and an input comparator with de-glitching. The supply voltage to this buffer is configurable to be LDO\_3V3 by default or VDDIO. This is not shown in Figure 57. Parameters for the I<sup>2</sup>C clock and data I/Os are found in  $^{\hat{F}C}$  Slave Requirements and Characteristics.






Figure 57. IOBUF\_I2C I/O

# 8.3.18.7 IOBUF\_GPIOHSPI

Figure 58 shows the I/O buffers for the SPI interface.




Figure 58. IOBUF\_GPIOHSSPI

## 8.3.18.8 IOBUF\_GPIOHSSWD

Figure 59 shows the I/O buffers for the SWD interface. The CLK input path is a comparator with a pull-up resistor, SWD\_RPU, on the pin. The data I/O consists of an identical input structure as the CLK input but with a tri-state CMOS output driver.




Figure 59. IOBUF\_GPIOHSSWD



#### 8.3.19 Thermal Shutdown

The TPS65986 has both a central thermal shutdown to the chip and a local thermal shutdown for the power path block. The central thermal shutdown monitors the temperature of the center of the die and disables all functions except for supervisory circuitry and halts digital core when die temperature goes above a rising temperature of TSD\_MAIN. The temperature shutdown has a hysteresis of TSDH\_MAIN and when the temperature falls back below this value, the device resumes normal operation. The power path block has its own local thermal shutdown circuit to detect an over temperature condition due to over current and quickly turn off the power switches. The power path thermal shutdown values are TSD\_PWR and TSDH\_PWR. The output of the thermal shutdown circuit is de-glitched by TSD\_DG before triggering. The thermal shutdown circuits interrupt to the digital core.

#### 8.3.20 Oscillators

The TPS65986 has two independent oscillators for generating internal clock domains. A 48-MHz oscillator generates clocks for the core during normal operation and clocks for the USB 2.0 endpoint physical layer. An external resistance is placed on the R\_OSC pin to set the oscillator accuracy. A 100-kHz oscillator generates clocks for various timers and clocking the core during low-power states.

#### 8.4 Device Functional Modes

#### 8.4.1 Boot Code

The TPS65986 has a Power-on-Reset (POR) circuit that monitors LDO\_3V3 and issues an internal reset signal. The digital core, memory banks, and peripherals receive clock and RESET interrupt is issued to the digital core and the boot code starts executing. Figure 60 provides the TPS65986 boot code sequence.

The TPS65986 boot code is loaded from OTP on POR, and begins initializing TPS65986 settings. This initialization includes enabling and resetting internal registers, loading trim values, waiting for the trim values to settle, and configuring the device I<sup>2</sup>C addresses.

The unique I<sup>2</sup>C address is based on fixed values in OTP and the resistor configuration on the I2C\_ADDR pin.

Once initial device configuration is complete the boot code determines if the TPS65986 is booting under dead battery condition (VIN\_3V3 invalid, VBUS valid). If the boot code determines the TPS65986 is booting under dead battery condition, the BUSPOWERZ pin is sampled to determine the appropriate path for routing VBUS power to the system.




Figure 60. Flow Diagram for Boot Code Sequence

#### 8.4.2 Initialization

During initialization the TPS65986 enables device internal hardware and loads default configurations. The 48-MHz clock is enabled and the TPS65986 persistence counters begin monitoring VBUS and VIN\_3V3. These counters ensure the supply powering the TPS65986 is stable before continuing the initialization process. The initialization concludes by enabling the thermal monitoring blocks and thermal shutdown protection, along with the ADC, CRC, GPIO and NVIC blocks.

## 8.4.3 I<sup>2</sup>C Configuration

The TPS65986 features an  $I^2C$  bus with a configurable slave address. The  $I^2C$  address is determined according to the flow depicted in Figure 61. The address is configured by reading device GPIO states at boot (refer to the  $I^2C$  Pin Address Setting section for details). Once the  $I^2C$  address is established the TPS65986 enables a limited host interface to allow for communication with the device during the boot process.






Figure 61. I<sup>2</sup>C Address Configuration

# 8.4.4 Dead-Battery Condition

After I<sup>2</sup>C configuration concludes the TPS65986 checks VIN\_3V3 to determine the cause of device boot. If the device is booting from a source other than VIN\_3V3, the dead battery flow is followed to allow for the rest of the system to receive power. The state of the BUSPOWERZ pin is read to determine power path configuration for dead battery operation. After the power path is configured, the TPS65986 will continue through the boot process. Figure 62 depicts the full dead battery process.




Figure 62. Dead-Battery Condition Flow Diagram

## 8.4.5 Application Code

The TPS65986 application code is stored in an external flash memory. The flash memory used for storing the TPS65986 application code may be shared with other devices in the system. The flash memory organization shown in Figure 63 supports the sharing of the flash as well as the TPS65986 using the flash without sharing.

The flash is divided into two separate regions, the Low Region and the High Region. The size of this region is flexible and only depends on the size of the flash memory used. The two regions are used to allow updating the application code in the memory without over-writing the previous code. This ensures that the new updated code is valid before switching to the new code. For example, if a power loss occurred while writing new code, the original code is still in place and used at the next boot.






Figure 63. Flash Memory Organization

There are two 4 kB header blocks starting at address 0x000000h. The Low Header 4 kB block is at address 0x000000h and the High Header 4 kB block is at 0x001000h. Each header contains a Region Pointer (RPTR) that holds the address of the physical location in memory where the low region application code resides. Each also contains an Application Code Offset (AOFF) that contains the physical offset inside the region where the TPS65986 application code resides. The TPS65986 firmware physical location in memory is RPTR + AOFF. The first sections of the TPS65986 application code contain device configuration settings where CSIZE is a maximum of 4 kB. This configuration determines the devices default behavior after power-up and can be customized using the TPS65986 Configuration Tool. These pointers may be valid or invalid. The Flash Read flow handles reading and determining whether a region is valid and contains good application code.

# 8.4.6 Flash Memory Read

The TPS65986 first attempts to load application code from the low region of the attached flash memory. If any part of the read process yields invalid data, the TPS65986 will abort the low region read and attempt to read from the high region. If both regions contain invalid data the device carries out the Invalid Memory flow. Figure 64 shows the flash memory read flow.




Figure 64. Flash Read Flow

# 8.4.7 Invalid Flash Memory

If the flash memory read fails due to invalid data, the TPS65986 carries out the memory invalid flow and presents the SWD interface on the USB Type-C SBU pins.

Memory Invalid Flow depicts the invalid memory process.

Submit Documentation Feedback






Figure 65. Memory Invalid Flow

#### 8.4.8 UART Download

The secondary TPS65986 downloads the needed application code from the primary TPS65986 via UART. Figure 66 depicts the UART download process.

Currently the TPS65986 firmware only supports 2 device (1 primary + 1 secondary) systems.




Figure 66. UART Download Process

## 8.5 Programming

#### 8.5.1 SPI Master Interface

The TPS65986 loads flash memory during the *Boot Code* sequence. The SPI master electrical characteristics are defined in *SPI Master Characteristics* and timing characteristics are defined in Figure 8. The TPS65986 is designed to power the flash from LDO\_3V3 in order to support dead-battery or no-battery conditions, and therefore pull-up resistors used for the flash memory must be tied to LDO\_3V3. The flash memory IC must support 12 MHz SPI clock frequency. The size of the flash must be at least 1 Mbyte (equivalent to 8 Mbit) to hold the standard application code outlined in *Application Code*. The SPI master of the TPS65986 supports SPI Mode 0. For Mode 0, data delay is defined such that data is output on the same cycle as chip select (SPI\_SSZ pin) becomes active. The chip select polarity is active-low. The clock phase is defined such that data (on the SPI\_MISO and SPI\_MOSI pins) is shifted out on the falling edge of the clock (SPI\_CLK pin) and data is sampled on the rising edge of the clock. The clock polarity for chip select is defined such that when data is not being transferred the SPI\_CLK pin is held (or idling) low. The minimum erasable sector size of the flash must be 4 kB. The W25Q80 flash memory IC is recommended. Refer to TPS65986 I<sup>2</sup>C Host Interface Specification for instructions for interacting with the attached flash memory over SPI using the host interface of the TPS65986.



# **Programming (continued)**

#### 8.5.2 I<sup>2</sup>C Slave Interface

The TPS65986 has one I<sup>2</sup>C interface port. The I<sup>2</sup>C Port is comprised of the I2C\_SDA, I2C\_SCL, and I2C\_IRQZ pins. This interfaces provide general status information about the TPS65986, as well as the ability to control the TPS65986 behavior, as well as providing information about connections detected at the USB-C receptacle and supporting communications to/from a connected device and/or cable supporting BMC USB-PD.

The I<sup>2</sup>C port can be a master or a slave, but the default behavior is to be a slave. An interrupt mask is set for the port to determine what events are interrupted on the port.

## 8.5.2.1 PC Interface Description

The TPS65986 supports Standard and Fast mode I<sup>2</sup>C interface. The bidirectional I<sup>2</sup>C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

A master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high initiates I<sup>2</sup>C communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input/output during the high of the ACK-related clock pulse. On the I<sup>2</sup>C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The master sends a Stop condition, a low-to-high transition on the SDA input/output while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. The master receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.

Figure 67 shows the start and stop conditions of the transfer. Figure 68 shows the SDA and SCL signals for transferring a bit. Figure 69 shows a data transfer sequence with the ACK or NACK at the last clock pulse.




Figure 67. I<sup>2</sup>C Definition of Start and Stop Conditions




Figure 68. I<sup>2</sup>C Bit Transfer

# TEXAS INSTRUMENTS

# **Programming (continued)**




Figure 69. I<sup>2</sup>C Acknowledgment

# 8.5.2.2 PC Clock Stretching

The TPS65986 features clock stretching for the I<sup>2</sup>C protocol. The TPS65986 slave I<sup>2</sup>C port may hold the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The master communicating with the slave must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the slave is clock stretching, the clock line will remain low.

The master must wait until it observes the clock line transition to high plus an additional minimum time (4  $\mu$ s for standard 100 kbps I<sup>2</sup>C) before pulling the clock low again.

Any clock pulse may be stretched but typically it is the interval before or after the acknowledgment bit.

## 8.5.2.3 PC Address Setting

The boot code sets the hardware configurable unique I<sup>2</sup>C address of the TPS65986 before the port is enabled to respond to I<sup>2</sup>C transactions. The unique I<sup>2</sup>C address is determined the analog level set by the resistance on the I2C\_ADDR strap pin (three bits) as shown in Table 9.

Table 9. I<sup>2</sup>C Default Unique Address

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	I2C_	_ADDR_DECODE	[2:0]	R/W

#### 8.5.2.4 Unique Address Interface

The Unique Address Interface allows for complex interaction between an  $I^2C$  master and a single TPS65986. The  $I^2C$  Slave sub-address is used to receive or respond to Host Interface protocol commands. Figure 70 and Figure 71 show the write and read protocol for the  $I^2C$  slave interface, and a key is included in Figure 72 to explain the terminology used. The key to the protocol diagrams is in the SMBus Specification and is repeated here in part.




Figure 70. I<sup>2</sup>C Unique Address Write Register Protocol






Figure 71. I<sup>2</sup>C Unique Address Read Register Protocol




Figure 72. I<sup>2</sup>C Read/Write Protocol Key

# 8.5.2.5 PC Pin Address Setting

To enable the setting of multiple I<sup>2</sup>C addresses using a single TPS65986 pin, a resistance is placed externally on the I2C\_ADDR pin. The internal ADC then decodes the address from this resistance value. Figure 73 shows the decoding. DEBUG\_CTL1/2 are checked at the same time for the DC condition on this pin (high or low) for setting other bits of the address described previously. Note, DEBUG\_CTL1/2 are GPIO and the address decoding is done by firmware in the digital core.




Figure 73. I<sup>2</sup>C Address Decode

Table 10 lists the external resistance needed to set bits [3:1] of the I<sup>2</sup>C Unique Address. For the Primary TPS65986 (UART Master), the I2C\_ADDR pin is grounded and this TPS65986 device is connected to the SPI Flash. In a two Type-C port system sharing one SPI Flash, I2C\_ADDR is left as an open-circuit (UART Slave 1) and this TPS65986 is referred to as the Secondary. Other I2C\_ADDR terminations may be used to resolve I<sup>2</sup>C address conflicts when multiple I<sup>2</sup>C slaves share the same bus.



# Table 10. I<sup>2</sup>C Address Resistance

The TPS65986 DEVICE	EXTERNAL RESISTANCE (1%)	I <sup>2</sup> C UNIQUE ADDRESS [3:1]			
SPI Owner, UART Master 0 (Primary)	0 Ω	0x00			
UART Slave 7	38.3 kΩ	0x01			
UART Slave 6	84.5 kΩ	0x02			
UART Slave 5	140 kΩ	0x03			
UART Slave 4	205 kΩ	0x04			
UART Slave 3	280 kΩ	0x05			
UART Slave 2	374 kΩ	0x06			
UART Slave 1 (Secondary)	Open	0x07			



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The typical applications of the TPS65986 include chargers, notebooks, tablets, ultrabooks, docks, dongles, and any other product supporting USB Type-C and/or USB-PD as a power source, power sink, data DFP, data UFP, or dual-role port (DRP). The typical applications outlined in the following sections detail the TPS65986 used in a USB Type-C and PD Dongle Application, a USB Type-C and PD Dock Application, and a Dual-Port Notebook Application Supporting USB PD Charging and DisplayPort.

### 9.2 Typical Application

### 9.2.1 USB Type-C and PD Dongle Application

The TPS65986 controls two separate power paths making it a flexible option for Type C PD dongle application that simultaneously charges a USB PD DisplayPort video source (for example, a notebook computer). The dongle application of the TPS65986, shown in Figure 74, directly connects a barrel jack power supply to the PP\_HV pins and uses a GPIO to sense when a barrel jack is present. The TPS65986 will automatically enable a Source PDO to charge the notebook connected at the Type-C port and initiate a Power Role Swap PD message if the notebook was connected to the dongle first. When the laptop is connected first and the barrel jack is not present, the dongle will boot from VBUS in No Battery mode and provide power to VIN\_3V3, the Type-A USB3 receptacle, and the video receptacle. Refer to Figure 75 for a timing diagram showing the dongle behavior when it is bus-powered from the notebook and Figure 76 for a timing diagram when the dongle is line-powered from the barrel jack. Figure 77 shows the VBUS hand-off when the barrel jack becomes present after the notebook and then the barrel jack is removed abruptly. The video receptacle can be DisplayPort, HDMI, or VGA although only DisplayPort is shown in Figure 74. The dongle application uses a Type-C plug which makes it a captive cable. As a result, the CC1 pin of the TPS65986 can be directly routed to CC at the plug and the SuperSpeed signal pairs for USB3 data and DisplayPort video can be routed directly to the respective plugs at the opposite end of the dongle.



# **Typical Application (continued)**




Figure 74. Type-C and PD Dongle Application

# 9.2.1.1 Design Requirements

For a USB Type-C and PD dongle application, Table 11 shows the input/output voltage requirements and expected current capabilities for the TPS65986.

 DESIGN PARAMETER
 EXAMPLE VALUE
 DIRECTION OF CURRENT

 PP\_5V0 Input Voltage and Current Capabilities
 5 V, 3 A
 Sourcing to VBUS

 PP\_HV Input/Output Voltage and Current Capabilities
 5V, 3 A/20 V, 3 A
 Sinking/Sourcing from/to VBUS

 VIN\_3V3 Voltage and Current Requirements
 2.85 V - 3.45 V, 50 mA
 Internal TPS65986 Circuitry

**Table 11. Dongle Application Design Parameters** 

# 9.2.1.2 Detailed Design Procedure

The passive components required for the TPS65986 to operate in this application are outlined in the following sections. For more details on the comparator circuit used for barrel jack detection, refer to *DC Barrel Jack and Type-C PD Charging*.

#### 9.2.1.2.1 TPS65986 External Flash

The external flash (not shown in Figure 74) is mandatory and contains the TPS65986 application firmware and must be sized to 256-kB minimum. The recommended flash used is the W25Q80 is a 1-MB size flash operating at 3.3 V and is powered from the LDO\_3V3 output of the TPS65986.



### 9.2.1.2.2 I<sup>2</sup>C, Debug Control (DEBUG\_CTL), and SPI Resistors

The DEBUG\_CTL1/2 pins must be tied to LDO\_3V3 through a pull-up resistor for current-limiting. Pull-up resistors on the I2C\_CLK, I2C\_SDA, and I2C\_IRQZ are used for debugging purposes. In most simple dongle designs, I²C communication is not needed. 3.3-k $\Omega$  pull-up resistors from SPI\_SSZ and SPI\_MISO to LDO\_3V3 must also be used for SPI Read/Write stability and a header should be connected to I²C and SPI pins for debugging purposes.

# 9.2.1.2.3 Oscillator (R\_OSC) Resistor

A 15-k $\Omega$  0.1% resistor is needed for key PD BMC communication timing and the USB2.0 endpoint. A 1% 15-k $\Omega$  resistor is not recommended to be used because the internal oscillators will not be controlled well enough by this loose resistor tolerance.

## 9.2.1.2.4 VBUS Capacitor and Ferrite Bead

A 1uF ceramic capacitor is placed close to the TPS65986 VBUS pins. A 6-A ferrite bead is used in this design along with four high frequency noise 10-nF capacitors placed close to the Type-C connector to minimize noise.

#### 9.2.1.2.5 Soft Start (SS) Capacitor

The recommended 0.22 µF is placed on the TPS65986 SS pin.

#### 9.2.1.2.6 Port Power Switch (PP\_HV and PP\_5V0) Capacitors

The PP\_HV path is capable of supporting up to 3 A which will require additional capacitance to support system loading by the device connected to the dongle. A ceramic 10  $\mu$ F (X7R/X5R) capacitor, coupled with a 0.1  $\mu$ F high frequency capacitor, is placed close to the TPS65986.

The PP\_5V0 supply requires a ceramic 4.7-μF (X7R/X5R) capacitor, coupled with a 0.1-μF high-frequency capacitor, is placed close to the TPS65986. The PP\_5V0 path can support 3 A.

#### 9.2.1.2.7 Cable Connection (CCn) Capacitors and RPD\_Gn Connections

To support Dead Battery or No Battery mode, RPD\_G1 and RPD\_G2 must be shorted to CC1 and CC2, respectively. The CC1 and CC2 lines require a 220-pF capacitor to GND to filter out high frequency noise while passing USB PD BMC communication. In a dongle design that uses a Type-C plug to perform as a captive cable, only RPD\_G1 and CC1 must be routed while RPD\_G2 may be shorted to GND and CC2 can be left floating.


#### 9.2.1.2.8 LDO 3V3, LDO 1V8A, LDO 1V8D, LDO BMC, VOUT 3V3, VIN 3V3, and VDDIO

For all capacitances it is important to factor in DC voltage de-rating of ceramic capacitors. Generally the effective capacitance is halved with voltage applied.

VIN\_3V3 is connected to VDDIO which ensures that the I/Os of the TPS65986's will be configured to 3.3 V. A 1  $\mu$ F capacitor is used and is shared between VDDIO and VIN\_3V3. LDO\_1V8D, LDO\_1V8A, and LDO\_BMC each have their own 1  $\mu$ F capacitor. In this design LDO\_3V3 powers the TPS65986's external flash and various pull ups. A 10  $\mu$ F capacitor was chosen to support these additional connections. VOUT\_3V3 is not used in this design and capacitor is not needed.



### 9.2.1.3 Application Curves



Submit Documentation Feedback

Copyright © 2015–2016, Texas Instruments Incorporated



## 9.2.2 USB Type-C and PD Dock Application

The TPS65986 controls two separate power paths making it a flexible option for Type-C and PD dock application that simultaneously charges a USB PD DisplayPort video source (for example, a notebook computer). The dock application of the TPS65986, shown in Figure 78, uses a common node for PP HV of both TPS65986 devices and uses a GPIO to sense when a charger is present on the charger-side TPS65986. The host-side TPS65986 will automatically enable a Source PDO to charge the notebook connected at the Type-C port and initiate a Power Role Swap PD message if the laptop was connected to the dock first. When the notebook is connected first and the charger is not present, the dock will boot from VBUS in No Battery mode and provide power to VIN 3V3, the Type-A USB3 receptacle, the video receptacle, and support circuitry. Refer to Figure 79 for a timing diagram showing the dock behavior when it is bus-powered from the host-side and Figure 80 for a timing diagram when the dock is line-powered from the charger-side. In the timing diagrams, the host -side is referred to as the Left (L) side and the charger-side is referred to as the Right (R) side, the same orientation shown in the Figure 78 block diagram. The video receptacle can be DisplayPort, HDMI, or VGA although only DisplayPort is shown in Figure 78. The dock application uses a Type-C receptacle and an HD3SS460 SuperSpeed multiplexer which is controlled by the host-side TPS65986. The CC1/2 pins of the TPS65986 will detect cable orientation and automatically configure the HD3SS460 SuperSpeed signal pairs for 2-lanes of USB3 data and 2-lanes of DisplayPort video or 4-lanes of DisplayPort video depending on the Alternate Mode configured by the host.




Figure 78. Type-C and PD Dock Application

# 9.2.2.1 Design Requirements

For a USB Type-C and PD dock application, Table 12 shows the input/output voltage requirements and expected current capabilities for the TPS65986.

**Table 12. Dock Application Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE	DIRECTION OF CURRENT
PP_5V0 Input Voltage and Current Capabilities	5 V, 3 A	Sourcing to VBUS
PP_HV Input/Output Voltage and Current Capabilities	5V, 3A/12-20 V, <3 A	Sinking/Sourcing from/to VBUS of Host side TPS65986



## Table 12. Dock Application Design Parameters (continued)

DESIGN PARAMETER	EXAMPLE VALUE	DIRECTION OF CURRENT
PP_HV Input Voltage and Current Capabilities	12-20 V, 3 A	Sinking from VBUS of Charger side TPS65986
VIN_3V3 Voltage and Current Requirements	2.85 - 3.45 V, 100 mA (50 mA each)	Internal TPS65986 Circuitry

### 9.2.2.2 Detailed Design Procedure

The same passive components used in the *USB Type-C and PD Dongle Application* are also applicable in this design to support all of the features of the TPS65986. Additional design information is provided below for additional passive components required and to explain the UART interaction of the two TPS65986 devices. The TPS65986 control of the HD3SS460 SuperSpeed multiplexer is explained in *HD3SS460 Control and DisplayPort Configuration*, while the details of a Primary and Secondary TPS65986 sharing a single SPI flash are explained in *Primary TPS65986 Flash Master and Secondary Port*.

### 9.2.2.2.1 Port Power Switch (PP\_5V0 and PP\_CABLE) Capacitors

The PP\_5V0 and PP\_CABLE supplies are connected together therefore a ceramic 22-µF (X7R/X5R) capacitor coupled with a 0.1-µF high-frequency capacitor must be placed close to the host-side TPS65986. The PP\_5V0 path can support 3 A and the PP\_CABLE path supports 600 mA for active Type C cables.

## 9.2.2.2.2 TPS65986 Primary and Secondary Interaction


The host-side TPS65986 is the primary device which loads application code from Flash memory via a direct SPI connection, while the charger-side TPS65986 is the secondary device which loads application code over UART from the primary. After loading application code, the secondary TPS65986 controls the primary TPS65986 over UART when a Type-C charger is connected by copying the Active Sink PDO of the secondary into the Source PDO of the primary while accounting for current losses used to provide power to the dock system circuitry. An output GPIO of the secondary, GPIOy, connected to an input GPIO of the primary, GPIOx, to indicate that line power is present and initiate a Power Role swap if the system was initially bus-powered. More complex docking systems which are additionally powered by a barrel jack may require a I<sup>2</sup>C master system controller to control both TPS65986 devices via the I<sup>2</sup>C slave port.

Product Folder Links: TPS65986

Copyright © 2015-2016, Texas Instruments Incorporated



#### 9.2.2.3 Application Curves



### 9.2.3 Dual-Port Notebook Application Supporting USB PD Charging and DisplayPort

The TPS65986 features support for DisplayPort over Type-C Alternate Mode and manages sinking and sourcing of power in Power Delivery. This application applies to both a tablet and a notebook computer with two fully-featured USB Type-C ports. The block diagram, shown in Figure 81, depicts a two port system that is capable of charging from either Type C port over PD and entering DisplayPort Alternate Mode for video. With the DisplayPort support, the TPS65986 controls an external SuperSpeed multiplexer, HD3SS460, to route the appropriate super-speed and SBU signals to the Type-C connector. The HD3SS460 is controlled through GPIOs configured by the TPS65986 application code and the HD3SS460 is designed to meet the timing requirements defined by the DisplayPort over Type-C specification. A system controller is also necessary to handle some of the dynamic aspects of Power Delivery such as reducing power capabilities when system battery power is low. Audio accessory device is supported by the design as well.






Figure 81. Dual-Port Notebook Application

## 9.2.3.1 Design Requirements

For a dual-port tablet or notebook application, Table 13 Design Parameters shows the input voltage requirements and expected current capabilities.

**Table 13. Dual-Port Notebook Application Design Parameters** 

DESIGN PARAMETERS	EXAMPLE VALUE	DIRECTION OF CURRENT
PP_5V0 Input Voltage and Current Capabilities	5 V, 3 A	Sourcing to VBUS
PP_CABLE Input Voltage and Current Capabilities	5 V, 500 mA	Sourcing to VCONN
PP_HV Input/Output Voltage and Current Capabilities	12 V - 20 V, 3A/20 V, 3 A	Sinking from VBUS



### Table 13. Dual-Port Notebook Application Design Parameters (continued)

DESIGN PARAMETERS	EXAMPLE VALUE	DIRECTION OF CURRENT		
VIN_3V3 Voltage and Current Requirements	2.85 V - 3.45 V, 50 mA	Internal TPS65986 Circuitry		

## 9.2.3.2 Detailed Design Procedure

The same passive components used in the *USB Type-C and PD Dock Application* are also applicable in this design to support all of the features of the TPS65986. Additional design information is provided below to explain the connections between the TPS65986 and the system controller and the TPS65986 and the HD3SS460 SuperSpeed multiplexer.

#### 9.2.3.2.1 TPS65986 and System Controller Interaction

The TPS65986 features an I<sup>2</sup>C slave port, where the system controller has the ability to write to the I<sup>2</sup>C slave port. The I<sup>2</sup>C port has an I<sup>2</sup>C interrupt that will inform the system controller that a change has happened in the system. This allows the system controller to dynamically budget power and reconfigures a port's capabilities dependent on current state of the system. The system controller is also used for updating the TPS65986 firmware over I<sup>2</sup>C, where the Operating System loads the Firmware update to the system controller and then the system controller updates the firmware stored in the SPI Flash via I<sup>2</sup>C writes to the TPS65986.

# 9.2.3.2.2 HD3SS460 Control and DisplayPort Configuration

The two Type-C ports in this design support DisplayPort simultaneously on both ports. When a system is not capable of supporting video on both ports the system controller will disable DisplayPort on the second Type-C port through I<sup>2</sup>C. Table 14 below shows the DisplayPort configurations supported in the system. Table 15 shows the summary of the TPS65986 GPIO signals control for the HD3SS460. The HD3SS460 is also capable of multiplexing the required signals to the SBU\_1/2 pins.

**Table 14. Supported DisplayPort Configurations** 

	DisplayPort Role	Display Port Pin Assignment	DisplayPort Lanes	
Configuration 1	DFP_D	Pin Assignment C	4 Lane	
Configuration 2	DFP_D	Pin Assignment D	2 Lane and USB 3.1	
Configuration 3	DFP_D	Pin Assignment E	4 Lane (Dongle Support)	

Table 15. TPS65986 and HD3SS460 GPIO Control

TPS65986 GPIO	HD3SS460 Control Pin	Description
GPIO0	AMSEL	Alternate Mode Selection (DP/USB3)
GPIO3	EN	Super Speed Multiplexer Enable
DEBUG2	POL	Type-C Cable Orientation

## 9.2.3.2.3 DC Barrel Jack and Type-C PD Charging

The system is design to either charge over Type-C or from the DC barrel jack. The TPS65986 detects that the DC barrel jack is connected to GPIOn. In the simplest form, a voltage divider could be set to the GPIO I/O level when the DC Barrel jack voltage is present, as shown in Figure 82. A comparator circuit is recommend and used in this design for design robustness, as shown in Figure 83.




Figure 82. DC Barrel Jack Voltage Divider




Figure 83. Barrel Jack Detect Comparator

This detect signal is used to determine if the barrel jack is present to support the 20 V PD power contracts and to hand-off charging from barrel jack to Type-C or Type-C to barrel jack. When the DC barrel jack is detected the TPS6986 at each Type-C port will not request 20 V for charging and the system will be able to support a 20 V source power contract to another device. When the DC Barrel Jack is disconnected the TPS65986 will exit any 20 V source power contract and re-negotiate a power contract. When the DC Barrel Jack is connected the TPS65986 will send updated source capabilities and re-negotiate a power contract if needed.

The PFET enable will be controlled by the DC barrel jack detect comparator depicted in Figure 83. This will allow the system to power up from dead battery through the barrel jack as well as the Type-C ports. The example uses back-to-back PFETs for disabling and enabling the power path for the DC Barrel Jack. It is important to use PFETs that are rated above the specified parameters to ensure robustness of the system. The DC Barrel Jack voltage in this design is assumed to be 20 V at 5 A, so the PFETs are recommended to be rated at a minimum of 30 V and 10 A of current.

The TPS65986 in this design also provides the GPIO control for the PFET gate drive that passes the DC Barrel Jack Voltage to the system.

## 9.2.3.2.4 Primary TPS65986 Flash Master and Secondary Port

A single flash can be used for two TPS65986's in a system where the primary TPS65986 is connected to the flash and the secondary TPS65986 is connected to the primary through UART. UART data is used to pass the firmware from the primary TPS65986 to the secondary TPS65986 in the system. Figure 84 shows a simplified block diagram of how a primary and secondary TPS65986 are connected using a single flash. The primary TPS65986 must have its I2C ADDR pin tied to GND with a  $0\Omega$  to denote it as the primary TPS65986.






Figure 84. Primary and Secondary TPS65986 Sharing a Single Flash

## 9.2.3.2.5 TPS65986 Dead Battery Support Primary and Secondary Port

The TP65982 supports dead battery functionality to be able to power up from the Type-C port. This design supports dead battery using the PP\_HV path, where RPD\_G1/2 and CC1/2 are connected respectively, and BUSPOWERZ is connected to LDO\_1V8D to path 5 V VBUS into the system through the PP\_HV path. The TPS65986 will soft-start the PP\_HV path in order to comply with USB2.0 inrush current requirements. In order to enable PD functionality the TPS65986 must boot the application firmware from the flash. For the primary TPS65986, once VBUS is detected at 5 V it will automatically start to load the application firmware from the flash. The TPS65986 will then be able communicate over PD and establish a power contract at the required 20 V. Figure 85 shows the boot up sequence of the primary TPS65986.

When the TPS65986 that is not connected to the flash is connected in dead battery it will pass the 5 V from VBUS in to the battery charger where the battery would be able to generate the needed System 3.3 V rail to both of the TPS65986 devices. Once the primary TPS65986 has a valid 3.3 V supply (VBUS = 0 V on Primary TPS65986) it will load the application firmware from the flash and pass it to the secondary TPS65986 that is connected. Once the secondary TPS65986 has loaded the application firmware over UART it will be able to negotiate a 20 V power contract. Figure 86 shows the dead battery sequence of the secondary TPS65986.


# 9.2.3.2.6 Debugging Methods

The TPS65986 has methods of debugging a Type-C and PD system. Additional series resistors are used for debugging. The  $I^2C$  channel allows a designer to check the system state through the Host Interface Specification. By attaching 0- $\Omega$  series resistors between the  $I^2C$  master and the TPS65986 and additionally adding 0- $\Omega$  series resistors between the TPS65986 and test points, a multi-master scenario can be avoided. This allows breaking the connection between the  $I^2C$  channel and the system to allow  $I^2C$  access to the TPS65986 from an external tool. A header is used to allow for connections without soldering; however, SMT test pads can be used to provide a place to solder "blue-wires" for testing.

Exposing the SWD\_DATA and SWD\_CLK pins will allow for more advanced debugging if needed. A header or SMT test point is also used for the SWD\_DATA and SWD\_CLK pins.



## 9.2.3.3 Application Curves





# 10 Power Supply Recommendations

#### 10.1 3.3 V Power

#### 10.1.1 VIN 3V3 Input Switch

The VIN\_3V3 input is the main supply to the TPS65986. The VIN\_3V3 switch (S1 in Figure 46) is a unidirectional switch from VIN\_3V3 to LDO\_3V3, not allowing current to flow backwards from LDO\_3V3 to VIN\_3V3. This switch is on when 3.3 V is available. See Table 16 for the recommended external capacitance on the VIN\_3V3 pin.

### 10.1.2 VOUT 3V3 Output Switch

The VOUT\_3V3 output switch (S2 in Figure 46) enables a low-current auxiliary supply to an external element. This switch is controlled by and is off by default. The VOUT\_3V3 output has a supervisory circuit that drives the RESETZ output as a POR signal to external elements. RESETZ is also asserted by the MRESET pin or a host controller. See RESETZ and MRESET for more details on RESETZ. See Table 16 for the recommended external capacitance on the VOUT\_3V3 pin.

#### 10.1.3 VBUS 3.3-V LDO

The 3.3-V LDO from VBUS steps down voltage from VBUS to LDO\_3V3. This allows the TPS65986 to be powered from VBUS when VIN\_3V3 is not available. This LDO steps down any recommended voltage on the VBUS pin. When VBUS is 20 V, as is allowable by USB PD, the internal circuitry of the TPS65986 will operate without triggering thermal shutdown; however, a significant external load on the LDO\_3V3 pin may increase temperature enough to trigger thermal shutdown. The VBUS 3.3-V LDO blocks reverse current from LDO\_3V3 back to VBUS allowing VBUS to be unpowered when LDO\_3V3 is driven from another source. See Table 16 for the recommended external capacitance on the VBUS and LDO\_3V3 pins.

### 10.2 1.8 V Core Power

Internal circuitry is powered from 1.8 V. There are two LDOs that step the voltage down from LDO\_3V3 to 1.8 V. One LDO powers the internal digital circuits. The other LDO powers internal low voltage analog circuits.

### 10.2.1 1.8 V Digital LDO

The 1.8 V Digital LDO provides power to all internal low voltage digital circuits. This includes the digital core, memory, and other digital circuits. See Table 16 for the recommended external capacitance on the LDO\_1V8D pin.

## 10.2.2 1.8 V Analog LDO

The 1.8 V Analog LDO provides power to all internal low voltage analog circuits. See Table 16 for the recommended external capacitance on the LDO\_1V8A pin.

## **10.3 VDDIO**

The VDDIO pin provides a secondary input allowing some I/Os to be powered by a source other than LDO\_3V3. The default state is power from LDO\_3V3. The memory stored in the flash will configure the I/O's to use LDO\_3V3 or VDDIO as a source and application code will automatically scale the input and output voltage thresholds of the I/O buffer accordingly. See I/O Buffers for more information on the I/O buffer circuitry. See Table 16 for the recommended external capacitance on the VDDIO pin.

# 10.3.1 Recommended Supply Load Capacitance

Table 16 lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible. The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage de-rating ensuring proper operation.



# **VDDIO** (continued)

**Table 16. Recommended Supply Load Capacitance** 

			CAPACITANCE			
PARAMETER	DESCRIPTION	VOLTAGE RATING	MIN (ABS MIN)	TYP (TYP PLACED)	MAX (ABS MAX)	
CVIN_3V3	Capacitance on VIN_3V3	6.3 V	5 μF	10 μF		
CLDO_3V3	Capacitance on LDO_3V3	6.3 V	5 µF	10 μF	25 µF	
CVOUT_3V3	Capacitance on VOUT_3V3	6.3 V	0.1 μF	1 μF	2.5 μF	
CLDO_1V8D	Capacitance on LDO_1V8D	4 V	500 nF	2.2 µF	12 µF	
CLDO_1V8A	Capacitance on LDO_1V8A	4 V	500 nF	2.2 µF	12 µF	
CLDO_BMC	Capacitance on LDO_BMC	4 V	1 μF	2.2 µF	4 µF	
CVDDIO	Capacitance on VDDIO. When shorted to LDO_3V3, the CLDO_3V3 capacitance may be shared.	6.3 V	0.1 µF	1 μF		
CVBUS	Capacitance on VBUS	25 V	0.5 μF	1 μF	12 µF	
CPP_5V0	Capacitance on PP_5V0	10 V	2.5 µF	4.7 µF		
CPP_HV	Capacitance on PP_HV (Source to VBUS)	25 V	2.5 µF	4.7 µF		
	Capacitance on PP_HV (Sink from VBUS)	25 V		47 μF	120 µF	
CPP_CABLE	Capacitance on PP_CABLE. When shorted to PP_5V0, the CPP_5V0 capacitance may be shared.	10 V	2.5 µF	4.7 µF		
CSS	Capacitance on soft start pin	6.3 V		220 nF		
CC_CC1	Capacitance on C_CC1 pin	25 V	220 pF	330 pF	470 pF	
CC_CC2	Capacitance on C_CC2 pin	25 V	220 pF	330 pF	470 pF	

# 10.3.2 Schottky for Current Surge Protection

To prevent the possibility of large ground currents into the TPS65986 during sudden disconnects due to inductive effects in a cable, it is recommended that a Schottky be placed from VBUS to GND as shown in Figure 87. The NSR20F30NXT5G is recommended.




Figure 87. Schottky on VBUS for Current Surge Protection



# 11 Layout

## 11.1 Layout Guidelines

Proper routing and placement will maintain signal integrity for high-speed signals and improve the thermal dissipation from the TPS65986 power path. The combination of power and high-speed data signals are easily routed if the following guidelines are followed. It is a best practice to consult with a printed circuit board (PCB) manufacturer to verify manufacturing capabilities.

# 11.1.1 TPS65986 Recommended Footprints

### 11.1.1.1 Standard TPS65986 Footprint (Circular Pads)

Figure 88 shows the TPS65986 footprint using a 0.25mm pad diameter. This footprint is applicable to boards that will be using an HDI PCB process that uses smaller vias to fan-out into the inner layers of the PCB. This footprint requires via fill and tenting and is recommended for size-constrained applications. The circular footprint allows for easy fan-out into other layers of the PCB and better thermal dissipation into the GND planes. Figure 89 shows the recommended via sizing for use under the balls. The size is 5mil hole and 10mil diameter. This via size will allow for approximately 1.5A current rating at 3 m $\Omega$  of DC resistance with 1.6nH of inductance. It is recommended to verify these numbers with board manufacturing processes used in fabrication of the PCB. This footprint is available for download on the TPS65986 product folder on the TPS65986 product folder.






Figure 88. Top View Standard TPS65986 Footprint (Circular Pads)



Figure 89. Under Ball Recommended Via Size



## 11.1.2 Alternate TPS65986 Footprint (Oval Pads)

Figure 90 shows the TPS65986 footprint using oval-shaped pads in specific locations. This allows the PCB designer to route the inner perimeter balls through the top layer. The balls around the perimeter have their pads in an oval shape with the exception of the corner balls. Figure 91 shows the sizing for the oval pads, 0.25 mm by 0.17 mm. All of the other non-oval shaped pads will have a 0.25 mm diameter. This footprint is recommended for MDI (Medium Density) PCB designs that are generally less expensive to build. The void under the TPS65986 allows for vias to route the inner signals and connect to the GND and power planes. Figure 92 shows the recommended minimum via size (8mil hole and 16 mil diameter). The recommended 8mil vias will be rated for approximately 1.8 A of DC current and 1.5 m $\Omega$  of resistance with 1.3 nH of inductance. Some board manufactures may offer 6mil hole and 12 mil diameter vias with a mechanical drill. This footprint is available for download on the TPS65986 product folder.




Figure 90. Top View Alternate TPS65986 Footprint (Oval Pads)




Figure 91. Oval Pad Sizing



Figure 92. Recommended Minimum Via Sizing

### 11.1.3 Top TPS65986 Placement and Bottom Component Placement and Layout

When the TPS65986 is placed on top and its components on bottom the solution size will be at its smallest. The solution size will average less than 64 mm $^2$  (8 mm × 8 mm). Selection of the oval pad TPS65986 footprint or standard TPS65986 footprint will allow for similar results.

## 11.1.4 Oval Pad Footprint Layout and Placement

The oval pad footprint layout is generally more difficult to route than the standard footprint due to the top layer fan-out and void via placement needed; however, when the footprint with oval pads is used, "Via on Pads," laser-drilled vias, and HDI board processes are not required. Therefore, a footprint with oval pads is ideal for cost-optimized applications and will be used for the following the layout example. This layout example follows the charger application example (see *Typical Application*) and includes all necessary passive components needed for this application. This design uses the internal high voltage FET path for sourcing and sinking power respectively. All I/O will be fanned out to provide an example for routing out all pins, not all designs will utilize all of the I/O on the TPS65986.

### 11.1.5 Component Placement

Placement of components on the top and bottom layers is used for this example to minimize solution size. The TPS65986 is placed on the top layer of the board and the majority of its components are placed on the bottom layer. When placing the components on the bottom layer, it is recommended that they are placed directly under the TPS65986 in a manner where the pads of the components are not directly under the void on the top layer. Figure 93 and Figure 94 show the placement in 2-D. Figure 95 and Figure 96 show the placement in 3-D.

### 11.1.6 Designs Rules and Guidance

When starting to route nets it is best to start with 4 mil clearance spacing. The designer may have to adjust the 4mil clearance to 3.5 mil when fanning out the top layer routes. With the routing of the top layer having a tight clearance, it is recommended to have the layout grid snapped to 1 mil. For certain routes on the layout done in this guide, the grid snap was set to 0.1 mil. For component spacing this design used 20 mil clearance between components. The silk screen around certain passive components may be deleted to allow for closer placement of components.

# 11.1.7 Routing PP\_HV, PP\_5V0, and VBUS

On the top layer, create pours for PP\_HV, PP\_5V0 and VBUS to extend area to place 8 mil hole and 16 mil diameter vias to connect to the bottom layer. A minimum of 4 vias is needed to connect between the top and bottom layer. For the bottom layer, place pours that will connect the PP\_HV, PP\_5V0, and VBUS capacitors to their respective vias.



### 11.1.8 Routing Top and Bottom Passive Components

The next step is to route the connections to the passive components on the top and bottom layers. For the top layer only CC1 and CC2 capacitors will be placed on top. Routing the CC1 and CC2 lines with a 8 mil trace will facilitate the needed current for supporting powered Type C cables through VCONN. For more information on VCONN please refer to the Type C specification. Figure 99 shows how to route to the CC1 and CC2 to their respective capacitors. For capacitor GND pin use a 10 mil trace if possible. This particular system support Dead Battery, which has RPD\_G1/2 connected to CC1/2.

The top layer pads will have to be connected the bottom placed component through Vias (8 mil hole and 16 mil diameter recommended). For the VIN\_3V3, VDDIO, LDO\_3V3, LDO\_1V8A, LDO1V8D, LDO\_BMC, and VOUT\_3V3 use 6 mil traces to route. For PP\_CABLE route using an 8 mil trace and for all other routes 4 mil traces may be used. To allow for additional space for routing, stagger the component vias to leave room for routing other signal nets. Figure 100 and Figure 101 show the top and bottom routing. Table 17 provides a summary of the trace widths.

Table 17. Routing Trace Widths

ROUTE	WIDTH (mil)
CC1, CC2, PP_CABLE	8
LDO_3V3, LDO_1V8A, LDO_1V8D, LDO_BMC, VIN_3V3, VOUT_3V3, VDDIO\	6
Component GND	10

### 11.1.9 Void Via Placement

The void under the TPS65986 is used to via out I/O and for thermal relief vias. A minimum of 6 vias must be used for thermal dissipation to the GND planes. The thermal relief vias must be placed on the right side of the device by the power path. Figure 102 shows the recommended placement of the vias. Figure 103 shows the top layer GND pour to connect the vias and GND balls together.

#### 11.1.10 Top Laver Routing

Once the components are routed, the rest of the area can be used to route all of the additional I/O. After all nets have been routed place a polygonal pour under to connect the TPS65986 GND pins to the GND vias. Refer to Figure 104 for the final top routing and GND pour.

#### 11.1.11 Inner Signal Layer Routing

The inner signal layer is used to route the I/O from the internal balls of the TPS65986. Figure 105 shows how to route the internal layer.

#### 11.1.12 Bottom Layer Routing

The bottom layer has most of the components placed and routed already. Place a polygon pour to connect all of the GND nets and vias on the bottom layer, refer to Figure 106.

# 11.2 Layout Example




Figure 93. Example Layout (Top View in 2-D)






Figure 94. Example Layout (Bottom View in 2-D)

Copyright © 2015–2016, Texas Instruments Incorporated




Figure 95. Example Layout (Top View in 3-D)






Figure 96. Example Layout (Bottom View in 3-D)




Figure 97. Top Polygonal Pours






Figure 98. Bottom Polygonal Pours

Copyright © 2015–2016, Texas Instruments Incorporated




Figure 99. CC1 and CC2 Capacitor Routing

Product Folder Links: TPS65986






Figure 100. Top Layer Component Routing

Copyright © 2015–2016, Texas Instruments Incorporated




Figure 101. Bottom Layer Component Routing

Product Folder Links: TPS65986

102






Figure 102. Void Via Placement

Copyright © 2015–2016, Texas Instruments Incorporated




Figure 103. Top Layer GND Pour






Figure 104. Final Routing and GND Pour (Top Layer)




Figure 105. Final Routing (Inner Signal Layer)






Figure 106. Final Routing (Bottom Layer)



# 12 Device and Documentation Support

# 12.1 Documentation Support

## 12.1.1 Development Support

For the TPS65986ABZQZR IBIS Model, see SLDM008

#### 12.1.2 Related Documentation

- USB Power Delivery Specification, Revision 2.0, Version 1.2 (March 25th, 2016)
- USB Type-C Specification, Revision 1.2 (March 25th, 2016)
- USB Battery Charging Specification, Revision 1.2 (December 7th, 2010)
- TPS65981, TPS65982, and TPS65986 Firmware User's Guide (SLVUAH7)
- TPS65981, TPS65982, and TPS65986 Host Interface Technical Reference Manual (SLVUAN1)
- W25Q80DV data sheet, 8M-Bit, 16M-Bit and 32M-Bit Serial Flash Memory With Dual and Quad SPI
- NSR20F30NXT5G data sheet, Schottky Barrier Diode

# 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates — go to the product folder for your device on ti.com. In the upper right-hand corner, click the *Alert me* button to register and receive a weekly digest of product information that has changed (if any). For change details, check the revision history of any revised document.

## 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 12.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

24-Aug-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65986ABZQZR	NRND	BGA MICROSTAR JUNIOR	ZQZ	96	2500	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR	0 to 0	TPS65986 AB	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# ZQZ (S-PBGA-N96)

# PLASTIC BALL GRID ARRAY



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MO-225
  - D. This package is lead-free.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated