SGLS348A-AUGUST 2006-REVISED OCTOBER 2007

ULTRA LOW-POWER, 10 mA, LDO LINEAR REGULATORS WITH POWER GOOD OUTPUT

FEATURES

- Controlled Baseline
 - One Assembly Site
 - One Test Site
 - One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree⁽¹⁾
- 10 mA Low-Dropout Regulator
- Ultralow 1.2 μA Quiescent Current at 10 mA
- 5-Pin SC70/SOT-323 (DCK) Package
- Integrated Power Good Output
- Stable With Any Capacitor (> 0.47 μF)
- Dropout Voltage Typically 105 mV at 10 mA (TPS79733)
- Overcurrent Limitation
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

APPLICATIONS

 Battery-Powered Microcontrollers and Microprocessors

DESCRIPTION/ORDERING INFORMATION

The TPS797xx family of low-dropout (LDO) voltage regulators offers the benefits of low-dropout voltage and ultralow-power operation. The device is stable any capacitor (> $0.47 \mu F$). Therefore, implementations of this device require little board space due to the miniaturized packaging and potentially small output capacitor. In addition, the family includes an integrated open drain active-high power good (PG) output. Intended for use in microcontroller based, battery-powered applications, TPS797xx family's low dropout ultralow-powered operation results in a significant increase in system battery operating life. The small packaging minimizes consumption of board space.

The device is enabled when the applied voltage exceeds the minimum input voltage. The usual PNP pass transistor has been replaced by a PMOS pass element. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is low, 125 mV (typ) at 10 mA of load current and is directly proportional to the load current. The quiescent current is ultralow (1.2 μA typ) and is stable over the entire range of output load current (0 mA to 10 mA). When properly configured with a pullup resistor, the PG output can be used to implement a power-on reset or low battery indicator. The TPS797xx is offered in 1.8 V, 3 V, and 3.3 V fixed options.

ORDERING INFORMATION(1)

T _A	VOLTAGE	PACKAGE ⁽²⁾	PART NUMBER	SYMBOL
	1.8 V		TPS79718MDCKREP	CKW
–55°C to 125°C	3 V	SC70/SOT-323 (DCK)	TPS79730MDCKREP	BUA
	3.3 V		TPS79733MDCKREP(3)	TBD

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

⁽³⁾ Product Preview. Parameters in electrical characteristics are subject to change.





DEVICE INFORMATION FUNCTIONAL BLOCK DIAGRAM



TERMINAL FUNCTIONS

TER	MINAL	VO	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
IN	4	1	The IN terminal is the power supply input to the device.
GND	2		Ground
NC	3		No connection
OUT	5	0	The OUT terminal provides the regulated output voltage of the device.
PG	1	O	The PG terminal for the fixed voltage option devices is an open-drain active-high output that indicates the status of V_O (output of the LDO). When V_O exceeds approximately 90% of the regulated voltage, PG goes to a high impedance state. It goes to a low-impedance state when V_O falls below approximately 90% (i.e. overload condition) of the regulated voltage. The open drain output of the PG terminal requires a pullup resistor.



ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
	Input voltage range (2)	0.3 to 6	V
	Maximum dc output voltage	4.9	V
	Peak output current	Internally limited	
	ESD rating, HBM	3	kV
	ESD rating, CDM	1	kV
	Continuous total power dissipation	See Dissipation Rating Table	
T_J	Operating junction temperature range	-55 to 145	Ô
T_A	Operating ambient temperature range	-55 to 125	°C
T _{stg}	Storage temperature range	-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

BOARD	PACKAGE	R _{θJC} (°C/W)	R _{θJA} (°C/W)	DERATING FACTOR ABOVE T _A = 25°C	T _A ≥ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING	T _A = 125°C POWER RATING
Low K	DCK	165.39	396.24	2.52 mW/°C	252 mW	139 mW	101 mW	0 W
High K	DCK	165.39	314.74	3.18 mW/°C	318 mW	175 mW	127 mW	127 mW

⁽²⁾ All voltage values are with respect to network ground terminal.



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VI	In must walke ma (1)		$I_O = 3 \text{ mA}$	1.8		5.5	V
VĮ	Input voltage ⁽¹⁾		I _O = 10 mA	2		5.5	V
lo	Continuous output curren	t ⁽²⁾		0		10	mA
T _A	Operating ambient tempe	rature		-55		125	°C
	7		T _A = 25°C, 2.8 V < V _I < 5.5 V		1.8		
		TPS79718	$T_J = -55^{\circ}C \text{ to } 125^{\circ}C,$ 2.8 V < V _I < 5.5 V	1.705 1.8		1.895	V
	Outrotouthous		T _A = 25°C, 4 V < V _I < 5.5 V		3		
	Output voltage (1mA to 10mA load) ⁽³⁾	TPS79730	$T_J = -55^{\circ}C \text{ to } 125^{\circ}C,$ 4 V < V _I < 5.5 V	2.88		3.12	V
			T _A = 25°C, 4.3 V < V _I < 5.5 V		3.3		
		TPS79733	$T_J = -55^{\circ}C \text{ to } 125^{\circ}C,$ 4.3 V < V _I < 5.5 V	3.168		3.432	V
	Outros and comment (OND		T _A = 25°C, 0 mA < I _O < 10 mA		1.2		۸
	Quiescent current (GND	current) (9)	$T_J = -55^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}, I_O = 10 \text{ mA}$			5	μΑ
	Load regulation		$T_A = 25^{\circ}C$, $I_O = 1$ mA to 10 mA		17		mV
	Output valtage lies as souls	4:	$V_{O} + 1 V < V_{I} \le 5.5 V, T_{A} = 25^{\circ}C$		0.15		
	Output voltage line regula (ΔVout/ΔVin) ⁽³⁾	ation	$V_O + 1 V < V_I \le 5.5 V$, $T_J = -55^{\circ}C$ to 125°C			0.8	%/V
	Output noise voltage (TP	S79718)	BW = 200 Hz to 100 kHz, $C_O = 10$ mF, $I_O = 10$ mA, $T_A = 25$ °C		600		μV_{RMS}
	Output current limit		V _O = 0 V, See Note 4		190	300	mA
	Power supply ripple rejec	tion (TPS79718)	$f = 100 \text{ Hz}, C_O = 10 \text{ mF}, I_O = 10 \text{ mA}, T_A = 25^{\circ}\text{C}$		50		dB
		TPS79730	I _O = 10 mA, T _A = 25°C		125		
	Dropout voltage ⁽⁴⁾	173/9/30	$I_{O} = 10 \text{ mA}, T_{A} = -55^{\circ}\text{C to } 125^{\circ}\text{C}$			400	mV
	Dropout voltage V	TPS79733	$I_{O} = 10 \text{ mA}, T_{A} = 25^{\circ}\text{C}$		105		
		175/9/33	$I_{O} = 10 \text{ mA}, T_{A} = -55^{\circ}\text{C to } 125^{\circ}\text{C}$			400	
	Minimum input voltage fo	r valid PG	I _(PG) = 100 uA, V _(PG) ≥ 0.8 V	-	1.2		V
	PG trip threshold voltage		V _O decreasing		90		%Vo
	PG output low voltage		V _I = 1.4 V, I _(PG) = 100 uA		0.14	0.4	V
	PG leakage current		V _(PG) = 5 V	0.1			nA

⁽¹⁾ To calculate the minimum input voltage for your maximum output current, use the following formula: $V_I(min) = V_O(max) + V_{DO}(max load)$


 ⁽²⁾ Continuous output current is limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.

⁽³⁾ The minimum IN operating voltage is 1.8 V or V_O (typ) + 1 V, whichever is greater. The maximum IN voltage is 5.5 V. There is no minimum output current requirement and the maximum output current is 10 mA.

⁽⁴⁾ IN voltage equals V_O(typ) – 100 mV; The TPS79730 input voltage is set to 2.9 V and the TPS79733 input voltage is set to 3.2 V. The TPS79718 dropout voltage is limited by input voltage range limitations.




TPS797xx PG TIMING DIAGRAM



- A. $V_{min} = V_{OUT} + V_{DO}$
- B. The PG trip voltage is typically 10% lower than the output voltage (90% V_O). V_{IT-} to V_{IT+} is the hysteresis voltage.





TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS (continued)








Figure 10.

Figure 11.

Figure 12.






Figure 13.



APPLICATION INFORMATION

The TPS797xx family of low-dropout (LDO) regulators haS been optimized for use in micropower applications. The devices feature extremely low dropout voltages and ultralow quiescent current (1.2 μA typ).

A typical application circuit is shown in Figure 14.




Figure 14. Typical Application Circuit

External Capacitor Requirements

Although not required, a 0.1 μ F or larger input bypass capacitor, connected between IN and GND and located close to the TPS797xx, is recommended, especially when a highly resistive power supply is powering the LDO in addition to other devices.

Like all low-dropout regulators, the TPS797xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 0.47 μ F. Any 0.47 μ F capacitor is suitable. Capacitor values larger than 0.47 μ F are acceptable.

Power Dissipation and Junction Temperature

Specified regulator operation is assured to a junction temperature of 125° C; restrict the maximum junction temperature to 125° C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

$$P_{D(max)} = \frac{T_{J}max - T_{A}}{R_{\theta JA}}$$

The maximum-power-dissipation limit is determined using the following equation:

Where:

T_.Imax is the maximum allowable junction temperature.

 $R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package (see the Power Dissipation Rating Table).

TA is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation triggers the thermal protection circuit.



Regulator Protection

The TPS797xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS797xx features internal current limiting. During normal operation, the TPS797xx limits output current to approximately 190 mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. Take care not to exceed the power dissipation ratings of the package.

Microcontroller Application

One application for which this device is particularly suited is providing a regulated input voltage and power good (PG) supervisory signal to low-power devices such as mixed-signal microcontrollers. The quiescent or ground current of the TPS797xx family is typically 1.2 μ A even at full load; therefore, the reduction in battery life by including the TPS797xx in the system is negligible. The primary benefits of using the TPS797xx to power low power digital devices include:

- Regulated output voltage that protects the device from battery droop and noise on the line (e.g., switch bounce)
- · Smooth, monotonic power up
- PG signal for controlled device RESET
- Potential to use an existing 5-V power rail to power a 3.3 V or lower device
- Potential to provide separate digital and analog power and ground supplies for a system with only one power source

Figure 15 shows an application in which the TPS79718 is used to power Texas Instruments MSP430 mixed signal microcontroller.




Figure 15. MSP430 Microcontroller Powered by the TPS79718 Regulator

Minimal board space is needed to accommodate the DCK (SC70/SOT-323) packaged TPS79718, the 0.1 μ F output capacitor, the 0.47 μ F input capacitor, and the pullup resistor on the PG pin.





26-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79718MDCKREP	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	CKW	Samples
TPS79730MDCKREP	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	BUA	Samples
V62/06673-01XE	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	CKW	Samples
V62/06673-02XE	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	BUA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

26-Jun-2014

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS79718-EP, TPS79730-EP, TPS79733-EP:

Catalog: TPS79718, TPS79730, TPS79733

• Automotive: TPS79718-Q1, TPS79730-Q1, TPS79733-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79718MDCKREP	SC70	DCK	5	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3
TPS79730MDCKREP	SC70	DCK	5	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79718MDCKREP	SC70	DCK	5	3000	202.0	201.0	28.0
TPS79730MDCKREP	SC70	DCK	5	3000	202.0	201.0	28.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



DCK (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.