

## TR1602/TR1402/TR1863/TR1865 Universal Asynchronous Receiver/Transmitter (UART)

### FEATURES


- DUAL POWER SUPPLY TR1602/TR1402
- SINGLE POWER SUPPLY — +5VDC ON TR1863/5
- D.C. TO 1 MHZ (64 KB) (STANDARD PART) TR1863/5
- FULL DUPLEX OR HALF DUPLEX OPERATION
- AUTOMATIC INTERNAL SYNCHRONIZATION OF DATA AND CLOCK
- AUTOMATIC START BIT GENERATION
- EXTERNALLY SELECTABLE
  - Word Length
  - Baud Rate
  - Even/Odd Parity (Receiver/Verification — Transmitter/Generation)
  - Parity Inhibit
  - One, One and One-Half, or Two Stop Bit Generation (1½ at 5 Bit Level for TR1602, TR1863/5)
- AUTOMATIC DATA RECEIVED/TRANSMITTED STATUS GENERATION
  - Transmission Complete
  - Buffer Register Transfer Complete
  - Received Data Available
  - Parity Error
  - Framing Error
  - Overrun Error

- BUFFERED RECEIVER AND TRANSMITTER REGISTERS
- THREE-STATE OUTPUTS
  - Receiver Register Outputs
  - Status Flags
- TTL COMPATIBLE
- TR1865 HAS PULL-UP RESISTORS ON ALL INPUTS

### APPLICATIONS

- PERIPHERALS
- TERMINALS
- MINI COMPUTERS
- FACSIMILE TRANSMISSION
- MODEMS
- CONCENTRATORS
- ASYNCHRONOUS DATA MULTIPLEXERS
- CARD AND TAPE READERS
- PRINTERS
- DATA SETS
- CONTROLLERS
- KEYBOARD ENCODERS
- REMOTE DATA ACQUISITION SYSTEMS
- ASYNCHRONOUS DATA CASSETTES

MARCH, 1981



**TR1602/TR1402/TR1863/TR1865 BLOCK DIAGRAM**

## GENERAL DESCRIPTION

The ASYNCHRONOUS RECEIVER/TRANSMITTER is a general purpose, programmable MOS/LSI device for interfacing an asynchronous serial data channel of a peripheral or terminal with parallel data of a computer or terminal. The transmitter section converts parallel data into a serial word which contains the data along with start/stop bits, and optional parity. The receiver section converts a serial word with start, data, optional parity, and stop bits, into parallel data, and it verifies proper code transmission by checking parity and receipt of a valid stop bit. Both



the receiver and the transmitter are double buffered. The array is compatible with bipolar logic. The array may be programmed as follows: The word length can be either 5, 6, 7, or 8 bits; parity generation and checking may be inhibited, the parity may be even or odd; and the number of stop bits may be either one or two, with one and one-half when transmitting a 5 bit code. The TR1863/5 is pin- and function-compatible to the TR1402 and TR1602 except that it is +5V only and can operate up to 3.5 MHz (218.75K Baud). The standard TR1863/5 operates at 1.0 MHz (62.5K Baud).


## PIN DEFINITIONS

PIN NUMBER	NAME	SYMBOL	FUNCTION
1	V <sub>SS</sub> POWER SUPPLY	VSS	+5 volts supply
2	V <sub>GG</sub> — TR1602/TR1402 NC — TR1863/5	VGG NC	-12 volts supply No Connection (open)
3	V <sub>DD</sub> POWER SUPPLY	GND	Ground = 0V
4	RECEIVER REGISTER DISCONNECT	RRD	A high level input voltage, V <sub>IH</sub> , applied to this line disconnects the RECEIVER HOLDING REGISTER outputs from the RR <sub>1-8</sub> data outputs (pins 5-12).
5-12	RECEIVER HOLDING REGISTER DATA	RR <sub>8-1</sub>	The parallel contents of the RECEIVER HOLDING REGISTER appear on these lines if a low-level input voltage, V <sub>IL</sub> , is applied to RRD. For character formats of fewer than eight bits received characters are right-justified with RR1 (pin 12) as the least significant bit and the truncated bits are forced to a low level output voltage, V <sub>OL</sub> .
13	PARITY ERROR	PE	A high level output voltage, V <sub>OH</sub> , on this line indicates that the received parity does not compare to that programmed by the EVEN PARITY ENABLE control line (pin 39). This output is updated each time a character is transferred to the RECEIVER HOLDING REGISTER. PE lines from a number of arrays can be bussed together since an output disconnect capability is provided by Status Flag Disconnect line (pin 16).
14	FRAMING ERROR	FE	A high-level output voltage, V <sub>OH</sub> , on this line indicates that the received character has no valid stop bit, i.e., the bit (if programmed) is not a high level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bussed together since an output disconnect capability is provided by the Status Flag Disconnect line (pin 16).
15	OVERRUN ERROR	OE	A high-level output voltage, V <sub>OH</sub> , on this line indicates that the Data Received Flag (pin 19) was not reset before the next character was transferred to the Receiver Holding Register. OE lines from a number of arrays can be bussed together since an output disconnect capability is provided by the Status Flag Disconnect line (pin 16).
16	STATUS FLAGS DISCONNECT	SFD	A high-level input voltage, V <sub>IH</sub> , applied to this pin disconnects the PE, FE, OE, DR and THRE allowing them to be buss connected.


PIN NUMBER	NAME	SYMBOL	FUNCTION
17	RECEIVER REGISTER CLOCK	RRC	The receiver clock frequency is sixteen (16) times the desired receiver shift rate.
18	DATA RECEIVED RESET	DRR	A low-level input voltage, $V_{IL}$ , applied to this line resets the DR line.
19	DATA RECEIVED	DR	A high-level output voltage, $V_{OH}$ , indicates that an entire character has been received and transferred to the RECEIVER HOLDING REGISTER.
20	RECEIVER INPUT	RI	Serial input data received on this line enters the RECEIVER REGISTER at a point determined by the character length, parity, and the number of stop bits. A high-level input voltage, $V_{IH}$ , must be present when data is not being received.
21	MASTER RESET	MR	This line is strobed to a high-level input voltage, $V_{IH}$ , to clear the logic. It resets the Transmitter and Receiver Holding Registers, the Transmitter Register, FE, OE, PE, DR and sets TRO, THRE, and TRE to a high-level output voltage, $V_{OH}$ .
22	TRANSMITTER HOLDING REGISTER EMPTY	THRE	A high-level output voltage, $V_{OH}$ , on this line indicates the TRANSMITTER HOLDING REGISTER has transferred its contents to the TRANSMITTER REGISTER and may be loaded with a new character.
23	TRANSMITTER HOLDING REGISTER LOAD	THRL	A low-level input voltage, $V_{IL}$ , applied to this line enters a character into the TRANSMITTER HOLDING REGISTER. A transition from a low-level input voltage, $V_{IL}$ , to a high-level input voltage, $V_{IH}$ , transfers the character into the TRANSMITTER REGISTER if it is not in the process of transmitting a character. If a character is being transmitted, the transfer is delayed until its transmission is completed. Upon completion, the new character is automatically transferred simultaneously with the initiation of the serial transmission of the new character.
24	TRANSMITTER REGISTER EMPTY	TRE	A high-level output voltage, $V_{OH}$ , on this line indicates that the TRANSMITTER REGISTER has completed serial transmission of a full character including STOP bit(s). It remains at this level until the start of transmission of the next character.
25	TRANSMITTER REGISTER OUTPUT	TRO	The contents of the TRANSMITTER REGISTER (START bit, DATA bits, PARITY bit, and STOP bits) are serially shifted out on this line. When no data is being transmitted, this line will remain at a high-level output voltage, $V_{OH}$ . Start of transmission is defined as the transition of the START bit from a high-level output voltage $V_{OH}$ , to a low-level output voltage, $V_{OL}$ .
26-33	TRANSMITTER REGISTER DATA INPUTS	TR <sub>1</sub> -TR <sub>8</sub>	The character to be transmitted is loaded into the TRANSMITTER HOLDING REGISTER on these lines with the THRL Strobe. If a character of less than 8 bits has been selected (by WLS <sub>1</sub> and WLS <sub>2</sub> ), the character is right justified to the least significant bit, RR <sub>1</sub> , and the excess bits are disregarded. A high-level input voltage, $V_{IH}$ , will cause a high-level output voltage, $V_{OH}$ , to be transmitted.

PIN NUMBER	NAME	SYMBOL	FUNCTION															
34	CONTROL REGISTER LOAD	CRL	A high-level input voltage, $V_{IH}$ , on this line loads the CONTROL REGISTER with the control bits (WLS <sub>1</sub> , WLS <sub>2</sub> , EPE, PI, SBS). This line may be strobed or hard wired to a high-level input voltage, $V_{IH}$ .															
35	PARITY INHIBIT	PI	A high-level input voltage, $V_{IH}$ , on this line inhibits the parity generation and verification circuits and will clamp the PE output (pin 13) to $V_{OL}$ . If parity is inhibited, the STOP bit(s) will immediately follow the last data bit of transmission.															
36	STOP BIT(S) SELECT	SBS	This line selects the number of STOP bits to be transmitted after the parity bit. A high-level input voltage $V_{IH}$ , on this line selects two STOP bits, and a low-level input voltage, $V_{IL}$ , selects a single STOP bit. The TR1602 and TR1863 generate 1½ stop bits when word length is 5 bits and SBS is High $V_{IH}$ .															
37-38	WORD LENGTH SELECT	WLS <sub>2</sub> -WLS <sub>1</sub>	<p>These two lines select the character length (exclusive of parity) as follows:</p> <table border="1"> <thead> <tr> <th>WLS<sub>2</sub></th> <th>WLS<sub>1</sub></th> <th>Word Length</th> </tr> </thead> <tbody> <tr> <td><math>V_{IL}</math></td> <td><math>V_{IL}</math></td> <td>5 bits</td> </tr> <tr> <td><math>V_{IL}</math></td> <td><math>V_{IH}</math></td> <td>6 bits</td> </tr> <tr> <td><math>V_{IH}</math></td> <td><math>V_{IL}</math></td> <td>7 bits</td> </tr> <tr> <td><math>V_{IH}</math></td> <td><math>V_{IH}</math></td> <td>8 bits</td> </tr> </tbody> </table>	WLS <sub>2</sub>	WLS <sub>1</sub>	Word Length	$V_{IL}$	$V_{IL}$	5 bits	$V_{IL}$	$V_{IH}$	6 bits	$V_{IH}$	$V_{IL}$	7 bits	$V_{IH}$	$V_{IH}$	8 bits
WLS <sub>2</sub>	WLS <sub>1</sub>	Word Length																
$V_{IL}$	$V_{IL}$	5 bits																
$V_{IL}$	$V_{IH}$	6 bits																
$V_{IH}$	$V_{IL}$	7 bits																
$V_{IH}$	$V_{IH}$	8 bits																
39	EVEN PARITY ENABLE	EPE	This line determines whether even or odd PARITY is to be generated by the transmitter and checked by the receiver. A high-level input voltage, $V_{IH}$ , selects even PARITY and a low-level input voltage, $V_{IL}$ , selects odd PARITY.															
40	TRANSMITTER REGISTER	TRC	The transmitter clock frequency is sixteen (16) times the desired transmitter shift rate.															





TRANSMITTER FLOW CHART



RECEIVER FLOW CHART

**ABSOLUTE MAXIMUM RATINGS** NOTE: These voltages are measured with respect to GND

Storage Temperature -55°C to +125°C (Plastic) -65°C to +150°C (Ceramic)  
 V<sub>CC</sub> Supply Voltage ..... -0.3V to +7.0V  
 Input Voltage at any pin ..... -0.3V to +7.0V  
 Operating Free-Air Temperature  
 T<sub>A</sub> Range ..... 0°C to 70°C  
 Lead Temperature (Soldering, 10 sec.) ..... 300°C

**ELECTRICAL CHARACTERISTICS**


(V<sub>CC</sub> = 5V ± 5%, V<sub>DD</sub> = 0V, V<sub>GG</sub> = -12V ± 5%, TR1602/TR1402) (V<sub>CC</sub> = 5V ± 5% TR 1863/5)

SYMBOL	PARAMETER	TR1602/TR1402		TR1863/5		CONDITIONS
		MIN	MAX	MIN	MAX	
	OPERATING CURRENT					
I <sub>CC</sub>	Substrate Supply Current		60 ma	35 ma		V <sub>CC</sub> = 5.25V
I <sub>GG</sub>	Gate Supply Current		-10 ma			V <sub>GG</sub> = -12.6V
	LOGIC LEVELS					
V <sub>IH</sub>	Logic High	V <sub>SS</sub> - 1.5V		2.4V		
V <sub>IL</sub>	Logic Low		0.8V		0.6V	V <sub>CC</sub> = 4.75V
	OUTPUT LOGIC LEVELS					
V <sub>OH</sub>	Logic High	V <sub>SS</sub> - 1.0V		2.4V		V <sub>SS</sub> = 4.75V, I <sub>OH</sub> = 100 µa
V <sub>OL</sub>	Logic Low		0.4V		0.4V	V <sub>SS</sub> = 5.25V, I <sub>OL</sub> = 1.6 ma
I <sub>OC</sub>	Output Leakage		10 µa		10ua	V <sub>OUT</sub> = 0V, SFD = RRD = V <sub>IH</sub>
I <sub>IL</sub>	Low Level Input Current		-1.6 ma		-1.6ma	V <sub>IN</sub> = 0.4V
I <sub>IH</sub>	High level Input Current				10 µa	V <sub>IN</sub> = 3.75V, TR1865 only


**SWITCHING CHARACTERISTICS**

(See "Switching Waveforms")


SYMBOL	PARAMETER	MIN	MAX	CONDITIONS
f <sub>clock</sub>	Clock Frequency			V <sub>CC</sub> = 4.75V
	TR1402	DC	320 KHz	with internal pull-ups on all inputs
	TR1602	DC	320 KHz	with internal pull-ups on all inputs
	TR1863-00	DC	1.0 MHz	
	TR1863-02	DC	2.5 MHz	
	TR1863-04	DC	3.5 MHz	
	TR1865-00	DC	1.0 MHz	with internal pull-ups on all inputs
	TR1865-02	DC	2.5 MHz	with internal pull-ups on all inputs
	TR1865-04	DC	3.5 MHz	with internal pull-ups on all inputs
t <sub>pw</sub>	Pulse Widths			
	CRL	200 ns		
	THRL	200 ns		
	DRR	200 ns		
	MR	500 ns		
t <sub>c</sub>	Coincidence Time	200 ns		
t <sub>hold</sub>	Hold Time	20 ns		
t <sub>set</sub>	Set Time	0		
	OUTPUT PROPAGATION DELAYS			
t <sub>pd0</sub>	To Low State 1602/1402		650 ns	
t <sub>pd1</sub>	To High State 1602/1402		650 ns	C <sub>L</sub> = 20 pf, plus one TTL load
t <sub>pd0</sub>	To Low State 1863/1865		250 ns	
t <sub>pd1</sub>	To High State 1863/1865		250 ns	C <sub>L</sub> = 20 pf, plus one TTL load
	CAPACITANCE			
c <sub>in</sub>	Inputs		20 pf	f = 1 MHz, V <sub>IN</sub> = 5V
c <sub>o</sub>	Outputs		20 pf	f = 1 MHz, V <sub>IN</sub> = 5V



**TR1602A, TR1402A, TR1863A, TR1865A**  
**CERAMIC (HERMETIC) PACKAGE**



**TR1602B, TR1402B, TR1863B, TR1865B**  
**PLASTIC PACKAGE**



**TR1602P, TR1402P, TR1863P,**  
**TR1865P PLASTIC PACKAGE**

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at any time without notice.