





TS3A24159 SCDS238G - MARCH 2007 - REVISED FEBRUARY 2022

# TS3A24159 0.3-Ω 2-Channel SPDT Bidirectional Analog Switch **Dual-Channel 2:1 Multiplexer and Demultiplexer**

#### 1 Features

- Specified break-before-make switching
- Low ON-state resistance (0.3  $\Omega$  maximum)
- Low charge injection
- Excellent ON-state resistance matching
- Low total harmonic distortion (THD)
- 1.65-V to 3.6-V Single-supply operation
- Control inputs are 1.8-V logic compatible
- Latch-up performance exceeds 100 mA per JESD 78. class II
- ESD Performance tested per JESD 22
  - 2000-V Human-body model (A114-B, Class II)
  - 1000-V Charged-device model (C101)

### 2 Applications

- Cell phones
- Personal digital assistant (PDAs)
- Portable instrumentation
- Audio and video signal routing
- Low-voltage data-acquisition systems
- Communication circuits
- Modems
- Hard drives
- Computer peripherals
- Wireless terminals and peripherals


### 3 Description

The TS3A24159 is a 2-channel single-pole doublethrow (SPDT) bidirectional analog switch that is designed to operate from 1.65 V to 3.6 V. It offers low ON-state resistance and excellent ONstate resistance matching with the break-beforemake feature, to prevent signal distortion during the transferring of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance, low ON-state resistence, and consumes very low power. These are some of the features that make this device suitable for a variety of markets and many different applications.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	VSSOP (10)	3.00 mm × 3.00 mm
TS3A24159	VSON (10)	3.00 mm × 3.00 mm
	DSBGA (10)	1.86 mm × 1.35 mm

For all available packages, see the orderable addendum at the end of the data sheet.



**Functional Block Diagram** 



### **Table of Contents**

1 Features	S	1	8.2 Functional Block Diagram	18
2 Applicat	tions	1	8.3 Feature Description	
	tion		8.4 Device Functional Modes	
	n History		9 Application and Implementation	
	figuration and Functions		9.1 Application Information	
6 Specific	ations	<mark>5</mark>	9.2 Typical Application	
	olute Maximum Ratings		10 Power Supply Recommendations	
	Ratings		11 Layout	21
	ommended Operating Conditions		11.1 Layout Guidelines	
	mal Information		11.2 Layout Example	
	trical Characteristics for 3-V Supply		12 Device and Documentation Support	
	trical Characteristics for 2.5-V Supply		12.1 Documentation Support	
	trical Characteristics for 1.8-V Supply		12.2 Receiving Notification of Documentation l	
	ching Characteristics for a 3-V Supply		12.3 Support Resources	
6.9 Swit	ching Characteristics for a 2.5-V Supply	10	12.4 Trademarks	
6.10 Sw	itching Characteristics for a 1.8-V Supply	11	12.5 Electrostatic Discharge Caution	<mark>22</mark>
6.11 Typ	oical Characteristics	12	12.6 Glossary	<mark>22</mark>
	ter Measurement Information		13 Mechanical, Packaging, and Orderable	
8 Detailed	Description	18	Information	<mark>22</mark>
8.1 Ove	rview	18		
NOTE: Pa	•		rom page numbers in the current version.	Page
NOTE: Pace Property P	age numbers for previous revisions may from Revision F (September 2019) to ed the numbering format for tables, figu	Revis		
NOTE: Pa Changes • Update • Update	age numbers for previous revisions may from Revision F (September 2019) to ed the numbering format for tables, figued the part number in the Detailed Designation	Revis res, and gn Proc	ion G (February 2022) I cross-references throughout the document edure	20
NOTE: Pa Changes Update Update Changes	age numbers for previous revisions may from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Designation Revision E (March 2019) to Revision	Revis res, and gn Proc vision F	ion G (February 2022) I cross-references throughout the document edure	20
NOTE: Pa Changes Update Update Changes	age numbers for previous revisions may from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Designation Revision E (March 2019) to Revision	Revis res, and gn Proc vision F	ion G (February 2022) I cross-references throughout the document edure	20
NOTE: Pa Changes Update Update Changes Changes	age numbers for previous revisions may from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Design from Revision E (March 2019) to Revision to the YZP package image view From:	res, and gn Proc vision F Top-Th	ion G (February 2022) I cross-references throughout the document edure	Page Page
NOTE: Pa Changes Update Update Changes Changes	age numbers for previous revisions may from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Design from Revision E (March 2019) to Revision to the YZP package image view From:	res, and gn Proc vision F Top-Th	ion G (February 2022) I cross-references throughout the document edure	Page Page
Changes Changes Changes Changes Changes Changes	age numbers for previous revisions may from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Designation F (March 2019) to Revision E (March 2019) to Revision E (Trom Revision D (July 2015) to R	res, and gn Procession Fop-The sion E (addition by Yang)	ion G (February 2022) I cross-references throughout the document edure  (September 2019) rough View To: Bottom View  March 2019)  ZP Package Terminal Assignments table	Page Page3
Changes Changes Changes Changes Changes Changes Changes	age numbers for previous revisions may from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Designation of the Part number in the Detailed Designation of the YZP package image view From:  from Revision D (July 2015) to	res, and gn Procession F Top-The sion E (dd the Y22.3 V to	ion G (February 2022) I cross-references throughout the document edure  (September 2019) rough View To: Bottom View  March 2019) ZP Package Terminal Assignments table	Page Page3
Changes Changes Changes Changes Changes Changes Changes Changes	age numbers for previous revisions may from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Designation of the Part number in the Detailed Designation of the YZP package image view From:  In from Revision D (July 2015) to Revision D (July 2015)	res, and gn Procession F Top-The Sion E (2.3 V to	ion G (February 2022) I cross-references throughout the document edure  (September 2019) rough View To: Bottom View  March 2019) ZP Package Terminal Assignments table	Page3 Page3 Page3 eristics for10
Changes	from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the <i>Detailed Design</i> from Revision E (March 2019) to Revision E (March 2019) to Revision E (March 2015) to Revision E (From Revision D (July 2015) to Re	res, and gn Procession F Top-Thesion E (dthe Y22.3 V to	ion G (February 2022) Id cross-references throughout the document  edure	Page
Changes	from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the <i>Detailed Design</i> from Revision E (March 2019) to Revision E (March 2019) to Revision E (March 2015) to Revision E (From Revision D (July 2015) to Re	res, and gn Procession F Top-Thesion E (dthe Y22.3 V to	ion G (February 2022) I cross-references throughout the document edure  (September 2019) rough View To: Bottom View  March 2019) ZP Package Terminal Assignments table	Page
Changes	from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the <i>Detailed Design</i> from Revision E (March 2019) to Revision E (March 2019) to Revision E (March 2015) to Revision E (From Revision D (July 2015) to Re	res, and gn Procession F Top-The Sion E (2.3 V to	ion G (February 2022) I cross-references throughout the document edure	Page
Changes	from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Designed the YZP package image view From:  from Revision D (July 2015) to Revision B (From Revision D) (July 2015) to Revision D (July 2015) to Revision D (July 2015) to Revision D (Full) value From:  Supply	res, and gn Procession F (a) the Y2 (2.3 V to	ion G (February 2022) I cross-references throughout the document edure	Page
Changes Added Function	from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Designation E (March 2019) to Revision D (July 2015) to Revision D (July 2015) to Revision D (July 2015) to Revision D (Full) value From: Supply	res, and gn Procession F Top-The Sion E (2.3 V to a section, section, response to the section of the	ion G (February 2022) I cross-references throughout the document edure	Page
Changes Changes Changes Changes Changes Changes Changes Changes Changes Added Functionsection	from Revision F (September 2019) to ed the numbering format for tables, figured the part number in the Detailed Designation E (March 2019) to Revision D (July 2015) to Revision D (July 2015) to Revision D (July 2015) to Revision E (Full) value From: Supply	res, and gn Procession F Top-The Sion E (2.3 V to sation section,	ion G (February 2022) Is cross-references throughout the document edure	Page

Submit Document Feedback



## **5 Pin Configuration and Functions**




Figure 5-1. DGS Package 10-Pin VSSOP (Top View) Figure 5-2. DRC Package 10-Pin VSON (Top View)

Table 5-1. Pin Functions - VSSOP and VSON

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	ITPE(''	DESCRIPTION
1	V <sub>CC</sub>	_	Power Supply
2	NO1	I/O	Normally Open Signal Path
3	COM1	I/O	Common Signal Path
4	IN1	I	Digital Control to Connect COM to NO or NC
5	NC1	I/O	Normally Closed Signal Path
6	GND	_	Ground
7	NC2	I/O	Normally Closed Signal Path
8	IN2	I	Digital Control to Connect COM to NO or NC
9	COM2	I/O	Common Signal Path
10	NO2	I/O	Normally Open Signal Path

<sup>(1)</sup> I = input, O = output






Figure 5-3. YZP Package 10-Pin DSBGA (Bottom View)

Table 5-2. Pin Functions - DSBGA

I	PIN	TYPE <sup>(1)</sup>	DESCRIPTION
NO.	NAME	I TPE\''	DESCRIPTION
A1	NC1	I/O	Normally Closed Signal Path
A2	GND	_	Ground
A3	NC2	I/O	Normally Closed Signal Path
B1	IN1	I	Digital Control to Connect COM to NO or NC
B3	IN2	I	Digital Control to Connect COM to NO or NC
C1	COM1	I/O	Common Signal Path
C3	COM2	I/O	Common Signal Path
D1	NO1	I/O	Normally Open Signal Path
D2	V <sub>CC</sub>	_	Power Supply
D3	NO2	I/O	Normally Open Signal Path

(1) I = input, O = output



## 6 Specifications

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted) (1) (2)

	3 1 3 1	,	MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(3)</sup>		-0.5	3.6	V
$V_{NC} \ V_{NO} \ V_{COM}$	Signal voltage <sup>(3)</sup> (4)	ge <sup>(3) (4)</sup>		V <sub>CC</sub> + 0.5	V
I <sub>I/OK</sub>	Analog port diode current	$V_{NC}$ , $V_{NO}$ , $V_{COM} < 0$	-50	50	mA
I <sub>NC</sub>	ON-state switch current		-300	300	_
I <sub>NO</sub> I <sub>COM</sub>	ON-state peak switch current <sup>(5)</sup>	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-500	500	mA
$V_{IN}$	Digital input voltage		-0.5	3.6	V
I <sub>IK</sub>	Digital input clamp current <sup>(3)</sup>	V <sub>I</sub> < 0	-50		mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>			100	mA
I <sub>GND</sub>	Continuous current through GND				mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) This value is limited to 5.5 V maximum.
- (5) Pulse at 1-ms duration <10% duty cycle.

#### 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	1.65	3.6	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Signal Voltage	0	V <sub>CC</sub>	V
V <sub>IN</sub>	Digital Input Voltage	0	V <sub>CC</sub>	V

Copyright © 2022 Texas Instruments Incorporated



#### **6.4 Thermal Information**

		TS3A24159					
	THERMAL METRIC <sup>(1)</sup>	DGS (VSSOP)	DRC (VSON)	YZP (DSBGA)	UNIT		
		10 PINS	10 PINS	10 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	154	49.4	90.9	°C/W		
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	37.9	71.2	0.3	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	83.6	23.8	8.3	°C/W		
ΨЈТ	Junction-to-top characterization parameter	1.4	2.2	3.2	°C/W		
$\Psi_{JB}$	Junction-to-board characterization parameter	82.2	23.8	8.3	°C/W		
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	6.1	N/A	°C/W		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Electrical Characteristics for 3-V Supply

 $V_{CC}$  = 2.7 V to 3.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) (1)

PARAME	TER	TEST CONDITION	IS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
ANALOG SWITCH									
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$					0		V <sub>CC</sub>	V
Peak ON	r .	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$	Switch ON,	25°C	2.7 V		0.2	0.3	Ω
resistance	r <sub>peak</sub>	I <sub>COM</sub> = -100 mA,	See Figure 7-1	Full	2.7 V			0.35	
ON-state	r <sub>on</sub>	$V_{NO}$ or $V_{NC} = 2 V$ ,	Switch ON,	25°C	2.7 V		0.26	0.3	Ω
resistance	'on	$I_{COM} = -100 \text{ mA},$	See Figure 7-1	Full	2.7 V			0.34	
ON-state	Δ.,.	$V_{NO}$ or $V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	0.7.		0.01	0.05	
resistance match between channels	$\Delta r_{on}$	$I_{COM} = -100 \text{ mA},$	See Figure 7-1	Full	2.7 V			0.05	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -100 \text{ mA},$	Switch ON, See Figure 7-1	25°C			0.13		Ω
resistance flatness	$r_{on(flat)}$	$V_{NO}$ or $V_{NC} = 2 \text{ V}, 0.8 \text{ V},$	Switch ON,	25°C	2.7 V	0.01	0.01	0.04	Ω
		$I_{COM} = -100 \text{ mA},$	See Figure 7-1	Full				0.05	1 12
NC, NO	I <sub>NC(OFF)</sub> ,	$V_{NC}$ or $V_{NO}$ = 1 V, $V_{COM}$ = 3 V,	Switch OFF,	25°C	0.01/	-10		10	
OFF leakage current	I <sub>NO(OFF)</sub>	or $V_{NC}$ or $V_{NO} = 3 \text{ V}, V_{COM} = 1 \text{ V},$	See Figure 7-2	Full	3.6 V	<b>–</b> 50		50	nA
NC, NO	I <sub>NC(ON)</sub> ,	V <sub>NC</sub> or V <sub>NO</sub> = 1 V, V <sub>COM</sub> = Open,	Switch ON.	25°C		-10		10	_
ON leakage current	I <sub>NO(ON)</sub>	or $V_{NC}$ or $V_{NO} = 3 \text{ V}, V_{COM} = \text{Open},$	See Figure 7-3	Full	3.6 V	-100		100	nA
СОМ	_	V <sub>NC</sub> or V <sub>NO</sub> = Open, V <sub>COM</sub> = 1 V,	Switch ON.	25°C		-10		10	_
ON leakage current	I <sub>COM(ON)</sub>	or $V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 3 V,	See Figure 7-3	Full	3.6 V	-100		100	nA
DIGITAL CONTROL	INPUTS (IN1	, IN2) <sup>(2)</sup>			•				
Input logic high	V <sub>IH</sub>			Full		1.4			V
Input logic low	V <sub>IL</sub>			Full				0.5	٧
Input leakage		V <sub>1</sub> = 3.6 V or 0		25°C	3.6 V	-40	5	40	nA
current	ηΗ, ηL	V - 3.0 V OI U		Full	3.0 V	-50		50	11/4

Product Folder Links: TS3A24159

## 6.5 Electrical Characteristics for 3-V Supply (continued)

 $V_{CC}$  = 2.7 V to 3.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) <sup>(1)</sup>

PARAMETER		TEST CONDITIONS		TA	V <sub>CC</sub>	MIN TYP	MAX	UNIT
DYNAMIC								
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, See Figure 7-10	25°C	3 V	9		рC
NC, NO OFF capacitance	C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	V <sub>NC</sub> or V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 7-4	25°C	3 V	90		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 7-4	25°C	3 V	224		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 7-4	25°C	3 V	250		pF
Digital input capacitance	Cı	V <sub>IN</sub> = V <sub>CC</sub> or GND,	See Figure 7-4	25°C	3 V	2		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 7-7	25°C	3 V	23		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 7-8	25°C	3 V	-72		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 7-9	25°C	3 V	-96		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 7-11	25°C	3 V	0.003%		
SUPPLY								
Positive supply	lcc	V <sub>IN</sub> = V <sub>CC</sub> or GND		25°C	3.6 V	15	100	nA
current	····	VIII VOC OI OIAD		Full		1		μΑ

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

#### 6.6 Electrical Characteristics for 2.5-V Supply

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) (1)

PARAMETER		TEST CONDITIONS		T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
ANALOG SWITCH									
Analog signal range	$V_{COM}, V_{NO}, V_{NC}$					0		V <sub>CC</sub>	V
Peak ON	r .	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$	Switch ON,	25°C	2.3 V			0.35	Ω
resistance	r <sub>peak</sub>	$I_{COM} = -8 \text{ mA},$	See Figure 7-1	Full	2.5 V			0.45	
ON-state	r	$V_{NO}$ or $V_{NC}$ = 1.8 V,	Switch ON,	25°C	2.3 V				Ω
resistance	r <sub>on</sub>	$I_{COM} = -8 \text{ mA},$	See Figure 7-1	Full	2.3 V			0.4	
ON-state		V <sub>NO</sub> or V <sub>NC</sub> = 1.8 V, 0.8 V,	Switch ON,	25°C			0.01	0.05	
resistance match between channels	$\Delta r_{on}$	$I_{COM} = -8 \text{ mA},$	See Figure 7-1	Full	2.3 V		0.05	0.05	Ω
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -8 \text{ mA},$	Switch ON, See Figure 7-1	25°C			0.05		
resistance flatness	r <sub>on(flat)</sub>	$V_{NO}$ or $V_{NC}$ = 0.8 V, 1.8 V, Switch ON, $I_{COM}$ = -8 mA, See Figure 7-1	Switch ON,	25°C	2.3 V		0.03	0.08	Ω
			Full				0.1		
NC, NO	I <sub>NC(OFF)</sub> ,	$V_{NC}$ or $V_{NO} = 0.5 \text{ V}$ , $V_{COM} = 2.2 \text{ V}$ ,	Switch OFF,	25°C		-10		10	
OFF leakage current	I <sub>NO(OFF)</sub>	or $V_{NC}$ or $V_{NO} = 2.2 \text{ V}, V_{COM} = 0.5 \text{ V},$	See Figure 7-2	Full	2.7 V	-50		50	nA

<sup>(2)</sup> All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



### 6.6 Electrical Characteristics for 2.5-V Supply (continued)

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) <sup>(1)</sup>

PARAME		TEST CONDITIONS		T <sub>A</sub>	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
NC, NO	I <sub>NC(ON)</sub> ,	V <sub>NC</sub> or V <sub>NO</sub> = 0.5 V, V <sub>COM</sub> = Open,	Switch ON,	25°C		-10		10	
ON leakage current	I <sub>NO(ON)</sub>	or $V_{NC}$ or $V_{NO}$ = 2.2 V, $V_{COM}$ = Open,	See Figure 7-3	Full	2.7 V	-100		100	nA
ANALOG SWITCH (	continued)								
COM		$V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 0.5 V,	Switch ON,	25°C		-10		10	
ON leakage current	I <sub>COM(ON)</sub>	or $V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 2.2 V,	See Figure 7-3	Full	2.7 V	-100		100	nA
DIGITAL CONTROL	INPUTS (IN1,	IN2) <sup>(2)</sup>							
Input logic high	V <sub>IH</sub>			Full		1.25			V
Input logic low	$V_{IL}$			Full				0.5	V
Input leakage	L. L.	V <sub>I</sub> = 2.7 V or 0		25°C	2.7 V	-40	5	40	nA
current	$I_{\rm IH},I_{\rm IL}$	V  - 2.7 V 01 0		Full	2.7 V	-50		50	
DYNAMIC									
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, See Figure 7-10	25°C	2.5 V		8		рC
NC, NO OFF capacitance	$C_{NC(OFF)}$ , $C_{NO(OFF)}$	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 7-4	25°C	2.5 V		90		pF
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 7-4	25°C	2.5 V		250		pF
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 7-4	25°C	2.5 V		250		pF
Digital input capacitance	$C_{l}$	V <sub>I</sub> = V <sub>CC</sub> or GND,	See Figure 7-4	25°C	2.5 V		2		pF
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 7-7	25°C	2.5 V		23		MHz
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 7-8	25°C	2.5 V		-72		dB
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , f = 1 MHz,	See Figure 7-9	25°C	2.5 V		-96		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 7-11	25°C	2.5 V	0.	.003%		
SUPPLY									
Positive supply	la -	V. = Voc or GND		25°C	2.7 V		10	100	nΛ
current	I <sub>CC</sub>	$V_I = V_{CC}$ or GND		Full	2./ V		700		nA

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

<sup>(2)</sup> All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## 6.7 Electrical Characteristics for 1.8-V Supply

 $V_{CC}$  = 1.65 V to 1.95 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) (1)

PARAME	TER	TEST CONDITIONS	3	$T_A$	V <sub>cc</sub>	MIN	TYP	$\mathbf{MAX}$	UNIT	
ANALOG SWITCH					1					
Analog signal range	V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>					0		V <sub>CC</sub>	V	
Peak ON resistance	r <sub>peak</sub>	$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 7-1	25°C Full	1.65 V		0.4	0.7	Ω	
ON-state resistance	r <sub>on</sub>	$V_{NO}$ or $V_{NC} = 1.5 \text{ V}$ , $I_{COM} = -2 \text{ mA}$ ,	Switch ON, See Figure 7-1	25°C Full	1.65 V		0.3	0.45	Ω	
ANALOG SWITCH	(continued)									
ON-state resistance match between channels	$\Delta r_{on}$	$V_{NO}$ or $V_{NC} = 0.6 \text{ V}$ , 1.5 V, $I_{COM} = -2 \text{ mA}$ ,	Switch ON, See Figure 7-1	25°C Full	1.65 V		0.02	0.04	Ω	
ON-state		$0 \le (V_{NO} \text{ or } V_{NC}) \le V_{CC},$ $I_{COM} = -2 \text{ mA},$	Switch ON, See Figure 7-1	25°C			0.13			
resistance flatness	r <sub>on(flat)</sub>	V <sub>NO</sub> or V <sub>NC</sub> = 0.6 V, 1.5 V, Switch ON, I <sub>COM</sub> = -8 mA, See Figure 7-1		25°C Full	1.65 V		0.08	0.15	Ω	
NC, NO OFF leakage	I <sub>NC(OFF)</sub> ,	$V_{NC}$ or $V_{NO} = 0.3 \text{ V}$ , $V_{COM} = 1.65 \text{ V}$ , or	Switch OFF,	25°C	1.95	-10		10	nA	
current	I <sub>NO(OFF)</sub>	$V_{NC}$ or $V_{NO} = 1.65 \text{ V}, V_{COM} = 0.3 \text{ V},$	See Figure 7-2	Full		-50		50		
NC, NO ON leakage current	I <sub>NC(ON)</sub> , I <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO}$ = 0.3 V, $V_{COM}$ = Open, or $V_{NC}$ or $V_{NO}$ = 1.65 V, $V_{COM}$ = Open,	Switch ON, See Figure 7-3	25°C Full	1.95 V	-10 -100		100	nA	
COM		$V_{NC}$ or $V_{NO} = 0.3 \text{ V}$ , $V_{COM} = 0.3 \text{ V}$ ,		25°C		-10		10		
ON leakage current	I <sub>COM(ON)</sub>	or $V_{NC}$ or $V_{NO}$ = Open, $V_{COM}$ = 1.65 V,	Switch ON, See Figure 7-3	Full	1.95 V	-100		100	nA	
DIGITAL CONTRO	L INPUTS (IN	1, IN2) <sup>(2)</sup>								
Input logic high	$V_{IH}$			Full		1			V	
Input logic low	$V_{IL}$			Full				0.4	V	
Input leakage current	$I_{\rm IH},I_{\rm IL}$	V <sub>I</sub> = 1.95 V or 0		25°C Full	1.95 V	-40 -50	5	40 50	nA	
DYNAMIC					1					
Charge injection	Q <sub>C</sub>	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF, See Figure 7-10	25°C	1.8 V		5		рC	
NC, NO OFF capacitance	$C_{NC(OFF)},$ $C_{NO(OFF)}$	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 7-4	25°C	1.8 V		90		pF	
NC, NO ON capacitance	C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch ON,	See Figure 7-4	25°C	1.8 V		250		pF	
COM ON capacitance	C <sub>COM(ON)</sub>	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 7-4	25°C	1.8 V		250		pF	
Digital input capacitance	C <sub>IN</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND,	See Figure 7-4	25°C	1.8 V		2		pF	
Bandwidth	BW	$R_L = 50 \Omega$ , Switch ON,	See Figure 7-7	25°C	1.8 V		23		MHz	
OFF isolation	O <sub>ISO</sub>	$R_L = 50 \Omega,$ f = 1 MHz,	See Figure 7-8	25°C	1.8 V		-73		dB	
Crosstalk	X <sub>TALK</sub>	$R_L = 50 \Omega$ , $f = 1 MHz$ ,	See Figure 7-9	25°C	1.8 V		-97		dB	



### 6.7 Electrical Characteristics for 1.8-V Supply (continued)

 $V_{CC}$  = 1.65 V to 1.95 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) (1)

PARAME	TER	TEST CO	TA	V <sub>cc</sub>	MIN TYP	MAX	UNIT	
Total harmonic distortion THD $R_L = 600 \Omega$ , $C_L = 50 pF$ ,		R <sub>L</sub> = 600 Ω, C <sub>L</sub> = 50 pF,	f = 20 Hz to 20 kHz, See Figure 7-11	25°C	1.8 V	0.005%		
SUPPLY								
Positive supply	1	V <sub>I</sub> = V <sub>CC</sub> or GND		25°C	1.95 V	100	50	nA
current	ICC	AI - AGG OL GIAD		Full	1.95 V		700	IIA

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

### 6.8 Switching Characteristics for a 3-V Supply

 $V_{CC}$  = 2.7 V to 3.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CO	TEST CONDITIONS			MIN	TYP	MAX	UNIT
Dynamic									
				25°C	3.0 V		20	35	
Turnon time	t <sub>ON</sub>	$V_{COM} = V_{CC},$ $R_L = 50 \Omega$	C <sub>L</sub> = 35 pF, See Figure 7-5	Full	2.7 V to 3.6 V			40	ns
				25°C	3.0 V		12	25	
Turnoff time	t <sub>OFF</sub>	$V_{COM} = V_{CC},$ $R_L = 50 \Omega$	C <sub>L</sub> = 35 pF, See Figure 7-5	Full	2.7 V to 3.6 V			30	ns
				25°C	3.0 V	1	10	25	
Break-before- make time	t <sub>BBM</sub>	$V_{NC} = V_{NO} = V_{CC},$ $R_L = 50 \Omega$	C <sub>L</sub> = 35 pF, See Figure 7-6	Full	2.7 V to 3.6 V	0.5		30	ns

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

### 6.9 Switching Characteristics for a 2.5-V Supply

 $V_{CC}$  = 2.3 V to 2.7 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) (1)

PARAMI	ETER	TEST CON	$T_A$	V <sub>CC</sub>	MIN	TYP	MAX	UNIT	
Dynamic						•			
				25°C	2.5 V		23	45	
Turnon time	t <sub>ON</sub>	$V_{COM} = V_{CC},$ $R_L = 50 \Omega$	C <sub>L</sub> = 35 pF, See Figure 7-5	Full	2.3 V to 2.7 V			50	ns
				25°C	2.5 V		17	27	
Turnoff time	t <sub>OFF</sub>	$V_{COM} = V_{CC},$ $R_L = 50 \Omega$	C <sub>L</sub> = 35 pF, See Figure 7-5	Full	2.3 V to 2.7 V			30	ns
				25°C	2.5 V	2	14	30	
Break-before- make time	t <sub>BBM</sub>	$V_{NC} = V_{NO} = V_{CC},$ $R_L = 50 \Omega$	C <sub>L</sub> = 35 pF, See Figure 7-6	Full	2.3 V to 2.7 V	1		35	ns

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Submit Document Feedback

<sup>(2)</sup> All unused digital inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## 6.10 Switching Characteristics for a 1.8-V Supply


 $V_{CC}$  = 1.65 V to 1.95 V,  $T_A$  = -40°C to 85°C (unless otherwise noted) (1)

PARAMETER		TEST CO	TEST CONDITIONS			MIN	TYP	MAX	UNIT
Dynamic									
				25°C	1.8 V		53	75	
Turnon time	t <sub>ON</sub>	$V_{COM} = V_{CC},$ $R_L = 50 \Omega$	C <sub>L</sub> = 35 pF, See Figure 7-5	Full	1.65 V to 1.96 V			80	ns
Turnoff time			C <sub>L</sub> = 35 pF, See Figure 7-5	25°C	1.8 V		24	35	
	t <sub>OFF</sub>	$V_{COM} = V_{CC},$ $R_L = 50 \Omega$		Full	1.65 V to 1.96 V			40	ns
				25°C	1.8 V	2	30	40	
Break-before- make time	t <sub>BBM</sub>	$V_{NC} = V_{NO} = V_{CC},$ $R_L = 50 \Omega$	C <sub>L</sub> = 35 pF, See Figure 7-6	Full	1.65 V to 1.96 V	1		50	ns


<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.



### **6.11 Typical Characteristics**



## **6.11 Typical Characteristics (continued)**





#### 7 Parameter Measurement Information





Figure 7-1. ON-State Resistance



 $\textbf{Figure 7-2. OFF-State Leakage Current (I}_{NC(OFF)}, I_{NC(PWROFF)}, I_{NO(OFF)}, I_{NO(PWROFF)}, I_{COM(PWROFF)})\\$ 




Figure 7-3. ON-State Leakage Current (I<sub>COM(ON)</sub>, I<sub>NC(ON)</sub>, I<sub>NO(ON)</sub>)

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated






Figure 7-4. Capacitance  $C_I$ ,  $C_{NC(OFF)}$ ,  $C_{NO(OFF)}$ ,  $C_{NC(ON)}$ ,  $C_{NO(ON)}$ )



- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0$  = 50  $\Omega$ ,  $t_r$  < 5 ns.  $t_f$  < 5 ns.
- B. C<sub>L</sub> includes probe and jig capacitance.


Figure 7-5. Turn-On (t<sub>ON</sub>) and Turn-Off Time (t<sub>OFF</sub>)



- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r$  < 5 ns,  $t_f$  < 5 ns.
- $B. \quad C_L \ includes \ probe \ and \ jig \ capacitance.$

Figure 7-6. Break-Before-Make Time (t<sub>BBM</sub>)






Channel ON: NC to COM  $V_I = V_{CC}$  or GND

#### **Network Analyzer Setup**

Source Power = 0 dBm (632-mV P-P at  $50-\Omega$  load)

DC Bias = 350 mV

Figure 7-7. Bandwidth (BW)




Channel OFF: NC to COM  $V_I = V_{CC}$  or GND

#### **Network Analyzer Setup**

Source Power = 0 dBm (632-mV P-P at 50-Ωload)

DC Bias = 350 mV

Figure 7-8. OFF Isolation (O<sub>ISO</sub>)




Channel ON: NC to COM
Channel OFF: NO to COM
V<sub>IN</sub> = V<sub>CC</sub> or GND

#### Network Analyzer Setup

Source Power = 0 dBm (632-mV P-P at 50-Ωload)


DC Bias = 350 mV

Figure 7-9. Crosstalk (X<sub>TALK</sub>)



- A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_r$  < 5 ns,  $t_f$  < 5 ns.
- B. C<sub>L</sub> includes probe and jig capacitance.

Figure 7-10. Charge Injection (Q<sub>C</sub>)



A. C<sub>L</sub> includes probe and jig capacitance.


Figure 7-11. Total Harmonic Distortion (THD)

### **8 Detailed Description**

#### 8.1 Overview

The TS3A24159 is a 2-channel single-pole double-throw (SPDT) bidirectional analog switch that is designed to operate from 1.65 V to 3.6 V. It offers low ON-state resistance and excellent ON-state resistance matching with the break-before-make feature, to prevent signal distortion during the transferring of a signal from one channel to another. The device has excellent total harmonic distortion (THD) performance, low ON-state resistence, and consumes very low power. These are some of the features make this device suitable for a variety of markets and many different applications.

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The TS3A24159 device is bidirectional with two single-pole, double-throw switches. Each of the two switches are controlled independently by two digital signals.

#### **8.4 Device Functional Modes**

**Table 8-1. Function Table** 

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

### 9 Application and Implementation


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The switch of the TS3A24159 device is bidirectional. Hence, NO, NC and COM pins can be used as both inputs or outputs.

### 9.2 Typical Application



#### 9.2.1 Design Requirements

Ensure that all of the signals passing through the switch are with in the specified ranges to ensure proper performance.

**Table 9-1. Design Parameters** 

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	1.65	3.6	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Signal Voltage	0	V <sub>CC</sub>	V
V <sub>IN</sub>	Digital Input Voltage	0	V <sub>CC</sub>	V

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### 9.2.2 Detailed Design Procedure

The TS3A24159 device can be properly operated without any external components. However, it is recommended that unused pins must be connected to ground through a  $50-\Omega$  resistor to prevent signal reflections back into the device. It is also recommended that the digital control pins (IN1 and IN2) be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin.

Select the appropriate supply voltage to cover the entire voltage swing of the signal passing through the switch because the TS3A24159 input/output signal swing through NO and COM are dependant of the supply voltage VCC.

#### 9.2.3 Application Curve




Figure 9-1. ron vs V<sub>COM</sub>

### 10 Power Supply Recommendations

- · Proper power-supply sequencing is recommended for all CMOS devices.
- Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device.
- · Always sequence VCC on first, followed by NO or COM.
- Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the VCC supply to other components.
- A 0.1-µF capacitor, connected from VCC to GND, is adequate for most applications.



#### 11 Layout

### 11.1 Layout Guidelines

To ensure reliability of the device, following common printed-circuit board layout guidelines is recommended. Bypass capacitors must be used on power supplies. Short trace lengths should be used to avoid excessive loading.

### 11.2 Layout Example




Figure 11-1. Layout Example



### 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

· Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 11-Jan-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS3A24159DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L8Q, L8R)	Samples
TS3A24159DGSRG4	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(L8Q, L8R)	Samples
TS3A24159DRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWS	Samples
TS3A24159DRCRG4	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWS	Samples
TS3A24159YZPR	ACTIVE	DSBGA	YZP	10	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	L87	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### **PACKAGE OPTION ADDENDUM**

www.ti.com 11-Jan-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 12-Jan-2022

### TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
	B0	Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
ı	P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All difficultions are florifinal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A24159DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TS3A24159DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TS3A24159YZPR	DSBGA	YZP	10	3000	178.0	9.2	1.49	1.99	0.63	4.0	8.0	Q2

www.ti.com 12-Jan-2022




#### \*All dimensions are nominal

7 III GIITTOTOTOTO GIO TIOTITIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A24159DGSR	VSSOP	DGS	10	2500	358.0	335.0	35.0
TS3A24159DRCR	VSON	DRC	10	3000	853.0	449.0	35.0
TS3A24159YZPR	DSBGA	YZP	10	3000	220.0	220.0	35.0



DIE SIZE BALL GRID ARRAY




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.





SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com



PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated