TS64210L – 1.6 Ω ON Resistance GaN Broadband RF Switch SP2T

1.0 Features

- Low 1.6Ω on resistance
- 0.40pF C_{off}
- RF peak voltage handling of 120V
- Each state can be controlled independently
- 4 independent state configurations
- No external DC blocking capacitors on RF lines
- Versatile 2.6~5.5V power supply
- 1.2~5.0V digital control

TTSW T564210L

Figure 1 Device Image (32 Pin 4×4×0.8mm QFN Package)

2.0 Applications

- Filter and antenna tuning
- Dynamic matching
- Private mobile radio handsets
- Public safety handsets

3.0 Description

The TS64210L is a reflective open Single Pole Two Throw (SP2T) switch designed for antenna or filter tuning applications where high RF peak voltage handling is desired. TS64210L is suitable for frequency range from 1MHz to 1GHz. The TS64210L has a low 1.6Ω ON resistance and off capacitance of 0.40pF. This switch can select up to 4 independent states.

The TS64210L is packaged in a compact Quad Flat No lead (QFN) 4x4mm 32 leads plastic package.



RoHS/REACH/Halogen Free Compliance




Figure 2 Function Block Diagram (Top View)

4.0 Ordering Information

Table 1 Ordering Information

Base Part Number	Package Type	Form	Qty	Reel Diameter	Reel Width	Orderable Part Number
TS64210L	16 Pin 4×4×0.8mm QFN	Tape and Reel	3000	13" (330mm)	18mm	TS64210LMTRPBF
	TS64210L-EVB					

5.0 Pin Description

Pin Number	Pin Name	Description				
1	VCP	Internal charge pump voltage output. Connect a 1nF capacitor to GND on this pin to improve switching time.				
2 VD		DC power supply				
3	V1	Switch Control Input 1				
4	V2	Switch Control Input 1				
5-13,15-18, 20, 21, 23, 32 GND No ir		No internal connection, can be grounded				
14 ANT		Antenna port				
9	9 RF2 RF port 2					
12	RF1	RF port 1				

Table 2 Pin Definition

Note: The backside ground (thermal) pad of the package must be grounded directly to the ground plane of PCB with multiple vias to ensure proper operation and thermal management. Additional heatsinking should be added.

6.0 Absolute Maximum Ratings

Table 3 Absolute Maximum Ratings @TA=+25°C Unless Otherwise Specified

Parameter	Symbol	Value	Unit				
Electrical Ratings							
Power Supply Voltage	VDD	2.6 to 5.5	V				
Storage Temperature Range	T _{st}	-55 to +125	°C				
Operating Temperature Range	T _{op}	-40 to +85	°C				
Maximum Junction Temperature	TJ	+140	°C				
RF Input Power CW, 800MHz	RFx	42	dBm				
Thermal Ra	atings						
Thermal Resistance (junction-to-case) – Bottom side	10	°C/W					
Thermal Resistance (junction-to-top)	Rejt	≤ 25	°C/W				
Soldering Temperature	TSOLD	260	°C				
ESD Rati	ngs						
Human Body Model (HBM)	Level 1B	500 to <1000	V				
Charged Device Model (CDM)	Level C3	≥1000	V				
Moisture Rating							
Moisture Sensitivity Level	MSL	1	-				

Attention:

Maximum ratings are absolute ratings. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Exceeding one or a combination of the absolute maximum ratings may cause permanent and irreversible damage to the device and/or to surrounding circuit.

7.0 Electrical Specifications

Parameter	Condition	Minimum	Typical	Maximum	Unit
Operating Frequency		1		1000	MHz
ON Resistance	On state, DC measurement		1.6		Ω
OFF Capacitance	Total capacitance of each OFF path		0.40		pF
RF Peak Voltage	Measured at 10MHz		120		V
Insertion Loss, RFx	100MHz		0.27		dB
	500MHz		0.350		
	1.0GHz		0.450		
Isolation ANT-RFx	100MHz		37		dB
	500MHz		24		
	1.0GHz		19		
Return Loss ANT-	100MHz		37		dB
RFx	500MHz		28		
	1.0GHz		23		
H2	800MHz, Pin=35dBm		82		dBc
H3	800MHz, Pin=35dBm		87		dBc
IIP3	800MHz		71		dBm
P0.1dB ^[1]	1~10MHz		43		dBm
	10~1000MHz		45		dBm
Switching Time	50% ctrl to 10/90% of the RF value is settled. C1=1nF to Gnd on VCP		3.0		μS
Start-up Time	50% ctrl to 10/90% of the RF value is settled. C1=1nF to Gnd on VCP		TBD		μS
Control Voltage	Power supply VDD	2.6	2.7	5.5	V
	All control pins high, V _{ih}	1.0	2.7	5.25	V
	All control pins low, Vil	-0.3		0.5	V
Control Current	All control pins low, Iii		0		μA
	All control pins high, Iih			7.5	μA
Current Consumption, IDD	Active mode		160	200	μA

Table 4 Electrical Specifications @T_A=+25°C Unless Otherwise Specified; VDD=+3.3V; 50Ω Source/Load.

Note:

[1] P0.1dB is a figure of merit.

[2] No external DC blocking capacitors required on RF pins unless DC voltage is applied on a RF pin.

[3] Start-up time is the time from VDD ON to RF signal settled on a throw or transition time from low power mode to active mode.

8.0 Switch Truth Table

Table 5 Switch Truth Table

V1	V2	Active RF Path			
0	0	All OFF state			
0	1	ANT-RF2 ON			
1	0	ANT-RF1 ON			
1	1	All ON state			

Attention:

- [1] VDD should be applied first before V1 and V2, otherwise may cause damage to the device.
- [2] There are internal pull-downs to ground on both V1 and V2 control pins, the state at start-up without any control voltage applied will be All OFF.

9.0 Evaluation Board/Model




Figure 3 Schematic Model

Figure 4 Evaluation Board Image

Table 6 Recommended values							
Component	Value	Unit					
Ср	0.35	pF					
Coff	0.40	pF					
Boury	1.6 if ON	Ω					
Rswx	400K if OFF	Ω					
Ls	0.4	nH					

Note: Ron/Off is measured at DC. This model will not accurately predict losses in a tunable filter or antenna design

Table 6 Recommended Values



900

10.0 Typical Characteristics




Figure 5 RF1, RF2 Insertion Loss

Figure 6 RF1, RF2 Isolation




Figure 7 Return Loss RFx, ANT

11.0 Device Package Information




Figure 8 Device Package Drawing (All dimensions are in mm)

Table 7 Device Package Dimensions

Dimension (mm)	sion (mm) Value (mm) Tolerance (mm) Dimer		Dimension (mm)	Value (mm)	Tolerance (mm)
A	0.80	±0.05	Е	4.00 BSC	±0.05
A1	0.203	±0.02	E1	2.70	±0.05
b	0.20	+0.05/-0.07	F	0.50	±0.05
D	4.00 BSC	±0.05	G	0.50	±0.05
D1	2.70	±0.05	L	0.40	±0.05
е	0.40 BSC	±0.05	K	0.25	±0.05

Note: Lead finish: Pure Sn without underlayer; Thickness: 7.5µm ~ 20µm (Typical 10µm ~ 12µm)

Attention:

Please refer to application notes *TN-001* and *TN-002* at http://www.tagoretech.com for PCB and soldering related guidelines.



12.0 PCB Land Design

Guidelines:

[1] 4 layer PCB is recommended.

- [2] Via diameter is recommended to be 0.2mm to prevent solder wicking inside the vias.
- [3] Thermal vias shall only be placed on the center pad.
- [4] The maximum via number for the center pad is $4(X) \times 4(Y) = 16$.




Figure 11 Thermal Via Pattern (Recommended Values: S≥0.15mm; Y≥0.20mm; d=0.2mm; Plating Thickness t=25µm or 50µm)



13.0 PCB Stencil Design

Guidelines:

- [1] Laser-cut, stainless steel stencil is recommended with electro-polished trapezoidal walls to improve the paste release.
- [2] Stencil thickness is recommended to be 125µm.





Figure 13 Stencil Openings Shall not Cover Via Areas If Possible (Dimensions are in mm)

14.0 Tape and Reel Information



R0.25 Figure 14 Tape and Reel Drawing

Table 8 Tape and Reel Dimensions							
Dimension (mm) Value (mm)		Tolerance (mm)	Dimension (mm)	Value (mm)	Tolerance (mm)		
A0	3.35	±0.10	K0	1.10	±0.10		
B0	3.35	±0.10	P0	4.00	±0.10		
D0	1.50	+0.10/-0.00	P1	8.00	±0.10		
D1	1.50	+0.10/-0.00	P2	2.00	±0.05		
E	1.75	±0.10	Т	0.30	±0.05		
F	5.50	±0.05	W	12.00	±0.30		



Edition Revision 1.2 - 2020-04-24

Published by

Tagore Technology Inc. 5 East College Drive, Suite 200 Arlington Heights, IL 60004, USA

©2018 All Rights Reserved

Legal Disclaimer

The information provided in this document shall in no event be regarded as a guarantee of conditions or characteristics. Tagore Technology assumes no responsibility for the consequences of the use of this information, nor for any infringement of patents or of other rights of third parties which may result from the use of this information. No license is granted by implication or otherwise under any patent or patent rights of Tagore Technology. The specifications mentioned in this document are subject to change without notice.

Information

For further information on technology, delivery terms and conditions and prices, please contact Tagore Technology: support@tagoretech.com.