

**HAOPIN MICROELECTRONICS CO.,LTD.**
**Description**

Glass passivated, sensitive gate thyristors in a plastic envelope, intended for use in general purpose switching and phase control applications. These devices are intended to be interfaced directly to microcontrollers, logic integrated circuits and other low power gate trigger circuits.

Symbol		Simplified outline
		 TO-220
Pin	Description	
1	Cathode	
2	Anode	
3	Gate	

**Applications:**

- ◆ Motor control
- ◆ Industrial and domestic lighting
- ◆ Heating
- ◆ Static switching

**Features**

- ◆ Blocking voltage to 800 V
- ◆ On-state RMS current to 8 A
- ◆ Ultra low gate trigger current

SYMBOL	PARAMETER	Value	Unit
$V_{DRM}$	Repetitive peak off-state voltages 600T 800T	600 800	V
$I_{T\text{ (RMS)}}$	RMS on-state current	8	A
$I_{TSM}$	Non-repetitive peak on-state current	73	A

SYMBOL	PARAMETER	Value	UNIT
$R_{th\ j-c}$	Junction to case (DC)	20	°C/W
$R_{th\ j-a}$	Junction to ambient (DC)	70	°C/W



# TS820

## SCRs

HAOPIN MICROELECTRONICS CO.,LTD.

Limiting values in accordance with the Maximum system(IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNIT		
$V_{DRM}$ $V_{RRM}$	Repetitive peak off-state Voltages	600T 800T	-	600 800	V		
$I_{T(RMS)}$	RMS on-state current	all conduction angles	-	8	A		
$I_{T(AV)}$	Average on-state current	Half sine wave; $\leq 111^\circ C$	-	5	A		
$I_{TSM}$	Non-repetitive peak on-state current	half sine wave; $T_j = 25^\circ C$ prior to surge	$t=10ms$ $t=8.3ms$	70 73	A		
$I^2t$	$I^2t$ for fusing	$T=10ms$	$T_j=25^\circ C$	-	24.5	$A^2s$	
$DI_t/dt$	Critical rate of rise of on-state current	$I_g=2*I_{GT}$ , $t_r \leq 100ns$	$F=60Hz$	$T_j=125^\circ C$	-	50	$A/\mu s$
$I_{GM}$	Peak gate current	$T_p=20\mu s$	$T_j=125^\circ C$	-	4	A	
$V_{RGM}$	Peak reverse gate voltage			-	5	V	
$P_{GM}$	Peak gate power			-	5	W	
$P_{G(AV)}$	Average gate power	Over any 20 ms period	-	1	W		
$T_{stg}$	Storage temperature		-40	150	$^\circ C$		
$T_j$	Operating junction Temperature		-	125 <sup>2</sup>	$^\circ C$		

$T_j=25^\circ C$  unless otherwise stated


SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Static characteristics						
$I_{GT}$	Gate trigger current	$V_D=12V$ ; $R_L=140\Omega$	-	-	200	$\mu A$
$V_{GT}$	Gate trigger voltage	$V_D=12V$ ; $R_L=140\Omega$	-	-	0.8	V
$V_{GD}$		$V_D=V_{DRM}$ ; $R_L=3.3K\Omega$ $R_{GK}=220\Omega$ $T_j=125^\circ C$	-	-	0.1	V
$I_L$	Latching current	$I_g=1mA$ , $R_{GK}=1k\Omega$	-	-	6	mA
$I_H$	Holding current	$IT=50mA$ , $R_{GK}=1k\Omega$	-	-	5	mA
$V_{TO}$	Threshold voltage	$T_j=125^\circ C$	-	-	0.85	V
$R_d$	Dynamic resistance	$T_j=125^\circ C$	-	-	46	$m\Omega$

### Dynamic Characteristics


$D_v/dt$	Critical rate of rise of Off-state voltage	$V_D=65\% V_{DRM}$ ; $R_{GK}=220\Omega$ ; $T_j=125^\circ C$	5	-	-	$V/\mu s$
$V_{RG}$		$I_{RG}=10\mu A$	8	-	-	V
$V_{TM}$		$I_{TM}=16A$ $t_p=380\mu s$	-	-	1.6	V

**HAOPIN MICROELECTRONICS CO.,LTD.**
**Description**


**Fig. 1:** Maximum average power dissipation versus average on-state current.




**Fig. 2-1:** Average and D.C. on-state current versus case temperature.




**Fig. 2-2:** Average and D.C. on-state current versus ambient temperature (device mounted on FR4 with recommended pad layout) (DPAK).




**Fig. 3-1:** Relative variation of thermal impedance junction to case versus pulse duration.



**Fig. 3-2:** Relative variation of thermal impedance junction to ambient versus pulse duration (recommended pad layout, FR4 PC board for DPAK).




**Fig. 4-1:** Relative variation of gate trigger current and holding current versus junction temperature for TS8 series.




**HAOPIN MICROELECTRONICS CO.,LTD.**
**Description**


**Fig. 4-2:** Relative variation of gate trigger current and holding current versus junction temperature for TN8 & TYN series.




**Fig. 5:** Relative variation of holding current versus gate-cathode resistance (typical values) for TS8 series.




**Fig. 6:** Relative variation of dV/dt immunity versus gate-cathode resistance (typical values) for TS8 series.




**Fig. 7:** Relative variation of dV/dt immunity versus gate-cathode capacitance (typical values) for TS8 series.



**Fig. 8:** Surge peak on-state current versus number of cycles. TS8/TN8/TYN.



**Fig. 9:** Non-repetitive surge peak on-state current for a sinusoidal pulse with width  $t_p < 10$  ms, and corresponding values of  $I^2t$ .



## HAOPIN MICROELECTRONICS CO.,LTD.

## MECHANICAL DATA

