

TS9001

1.6V Nanopower Comparator with Internal Reference

FEATURES

- Improved Electrical Performance over MAX9117-MAX9118
- Guaranteed to Operate Down to +1.6V
- Ultra-Low Supply Current: 600nA
- Internal 1.252V ±1% Reference
- Input Voltage Range Extends 200mV Outsidethe-Rails
- No Phase Reversal for Overdriven Inputs
- Output Stage: Push-pull (TS9001-1)
 Open-Drain (TS9001-2)
- Crowbar-Current-Free Switching
- Internal Hysteresis for Clean Switching
- ♦ 5-pin SC70 Packaging

APPLICATIONS


2-Cell Battery Monitoring/Management Medical Instruments Threshold Detectors/Discriminators Sensing at Ground or Supply Line Ultra-Low-Power Systems Mobile Communications Telemetry and Remote Systems

DESCRIPTION

The nanopower TS9001-1/2 analog comparators guarantee +1.6V operation, draw very little supply current, and have robust input stages that can tolerate input voltages beyond the power supply. Both products are the first analog comparator products in the "NanoWatt Analog" high-performance analog integrated circuits portfolio. The TS9001-1/2 draws 600nA of supply current and includes an on-board +1.252V±1% reference. These comparators are also electrically and form-factor identical to the MAX9117 and the MAX9118 family of analog comparators. Both comparators offer a 33% improvement in voltage reference initial accuracy and the TS9001-1 offers 73% higher output current drive.

The TS9001-1's push-pull output drivers were designed to drive 5mA loads from one supply rail to the other supply rail. The TS9001-2's open-drain output stage make it easy to incorporate this analog comparator into systems that operate on different supply voltages. Both devices are available in an ultra-small 5-pin SC70 package.

TYPICAL APPLICATION CIRCUIT






ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V _{CC} to V _{EE}) Voltage Inputs (IN+, IN-, REF)	
Output Voltage	
TS9001-1	$(V_{EE} - 0.3V)$ to $(V_{CC} + 0.3V)$
TS9001-2	(V _{EE} - 0.3V) to +6V
Current Into Input Pins	±20mA
Output Current	±50mA
Output Short-Circuit Duration	10s

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
5-Pin SC70 (Derate 2.5mW/°C above +70°C).	200 mW
Operating Temperature Range40	D°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	°C to +150°C
Lead Temperature (soldering, 10s)	+300°

Electrical and thermal stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to any absolute maximum rating conditions for extended periods may affect device reliability and lifetime.

PACKAGE/ORDERING INFORMATION



Lead-free Program: Silicon Labs supplies only lead-free packaging.

Please consult Silicon Labs for products specified with wider operating temperature ranges.



ELECTRICAL CHARACTERISTICS: TS9001-1/2

 V_{CC} = +5V, V_{EE} = 0V, V_{IN+} = V_{REF} , T_A = -40°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C. See Note 1

PARAMETER	ARAMETER SYMBOL CONDITIONS			MIN	N TYP	MAX	UNITS	
Supply Voltage Range	V_{cc}	Inferred from the PSRR test	$T_A = T_{MIN}$ to T_{MAX}	1.6		5.5	V	
		V _{cc} = 1.6V	T _A = +25°C		0.6	1		
Supply Current	I _{CC}	V _{cc} = 5V	T _A = +25°C		0.68	1.30	μA	
			$T_A = T_{MIN}$ to T_{MAX}			1.60		
IN+ Voltage Range	V _{IN+}	Inferred from the output sw	ing test	V _{EE} - 0.2		V _{CC} + 0.2	V	
Input Offset Voltage	Vos	(Note 2)	T _A = +25°C		2	5	mV	
		$I_A = I_{MIN}$ to				10		
Input-Referred Hysteresis	V _{HB}	(Note 3)			4		mV	
Input Bias Current	I _B	$T_A = +25^{\circ}C$			0.15	1	nA	
Device Currely Dejection Detic		$T_A = T_{MIN}$ to T_{MAX}	4- T			2		
Power-Supply Rejection Ratio	PSRR	V_{CC} = 1.6V to 5.5V, $T_A = T_M$ TS9001-1, V_{CC} = 5V,	$T_{A} = +25^{\circ}C$	_	200	300	mV/V	
		$I_{\text{SOURCE}} = 5\text{mA}$	$T_A = T_{MIN}$ to T_{MAX}	+ +	200	400		
		ISOURCE - SITIA	$V_{CC} = 1.6V$	+ +		400		
Output-Voltage Swing High	V _{CC} - V _{OH}	TS9001-1,	$T_A = +25^{\circ}C$		100	150	mV	
		$I_{\text{SOURCE}} = 1\text{mA}$	$V_{\rm CC} = 1.6V,$	1			- ↓	
		-300KGE	$T_A = T_{MIN}$ to T_{MAX}			200		
			$T_{A} = +25^{\circ}C$		110	200		
		V_{CC} = 5V, I_{SINK} = 5mA	$T_A = T_{MIN}$ to T_{MAX}			300	1	
			$V_{\rm CC} = 1.6V,$		-0	100		
Output-Voltage Swing Low	V _{OL}	I _{SINK} = 1mA	T _A = +25°C		50	100	mV	
			$V_{cc} = 1.6V$,			150		
		$T_A = T_{MIN}$ to				150		
Output Leakage Current	ILEAK	TS9001-2 only, V ₀ = 5.5V			0.002	1	μA	
	Isc	Sourcing, $V_0 = V_{EE}$	$V_{CC} = 5V$		60		mA	
Output Short-Circuit Current			V _{CC} = 1.6V		6			
		Sinking, V ₀ = V _{cc}	$V_{\rm CC}$ = 5V		90			
		-	V _{CC} = 1.6V		10			
High-to-Low Propagation Delay	t _{PD} -	$V_{cc} = 1.6V$			12		μs	
(Note 4)	40	V _{cc} = 5V			15		h.e	
	t _{PD+}	TS9001-1 only TS9001-2 only	$V_{\rm CC} = 1.6V$		25		μs	
Laur ta Llink Dana anatian Dalau			$V_{cc} = 5V$	_	50			
Low-to-High Propagation Delay (Note 4)			$V_{CC} = 1.6V,$ $R_{PULLUP} = 100k\Omega$		21			
			$V_{cc} = 5V,$ $R_{PULLUP} = 100k\Omega$		28			
Rise Time	t _{RISE}	TS9001-1 only, C _L = 15pF			3.5		μs	
Fall Time	t _{FALL}	C _L = 15pF			2		μs	
Power-Up Time	t _{on}				1.2		ms	
Reference Voltage	V _{REF}	T _A = +25°C		1.239	1.252	1.264	V	
3	V REF	$T_A = T_{MIN}$ to T_{MAX}		1.233		1.270		
Reference Voltage Temperature Coefficient	TCV_{REF}				10		ppm/°C	
Reference Output Voltage	_	BW = 10Hz to 100kHz		1	1			
Noise	en	BW = 10Hz to 100kHz, C_{REI}	= = 1nF		0.2		mV _{RMS}	
Reference Line Regulation	$\Delta V_{\text{REF}}/\Delta V_{\text{CC}}$				0.1		mV/V	
Reference Load Regulation	$\Delta V_{\text{REF}} / \Delta I_{\text{OUT}}$	$\Delta I_{OUT} = 10 nA$			±0.2		mV/nA	

Note 1: All specifications are 100% tested at T_A = +25°C. Specification limits over temperature (T_A = T_{MIN} to T_{MAX}) are guaranteed by device characterization, not production tested.

Note 2: V_{OS} is defined as the center of the hysteresis band at the input.


Note 3: The hysteresis-related trip points are defined by the edges of the hysteresis band and measured with respect to the center of the hysteresis band (i.e., V_{OS}). See Figure 2.

Note 4: The propagation delays are specified with an input overdrive ($V_{OVERDRIVE}$) of 100mV and an output load capacitance of $C_L = 15pF$. $V_{OVERDRIVE}$ is defined above and is beyond the offset voltage and hysteresis of the comparator input. Reference voltage error should also be included.







 V_{CC} = +5V; V_{EE} = 0V; C_L = 15pF; $V_{OVERDRIVE}$ = 100mV; T_A = +25°C, unless otherwise noted.




Supply Current vs Output Transition Frequency




OUTPUT TRANSITION FREQUENCY - Hz






Output Voltage Low vs. Sink Current




TS9001-1 Output Voltage High vs Source Current







 V_{CC} = +5V; V_{EE} = 0V; C_L = 15pF; $V_{OVERDRIVE}$ = 100mV; T_A = +25°C, unless otherwise noted.


TS9001-1 Output Voltage High









Hysteresis Voltage vs Temperature






Offset Voltage vs Temperature




Reference Voltage vs Temperature









 V_{CC} = +5V; V_{EE} = 0V; C_L = 15pF; $V_{OVERDRIVE}$ = 100mV; T_A = +25°C, unless otherwise noted.




Reference Voltage vs Reference Sink Current




TS9001-1 Propagation Delay (t_{PD+}) vs Temperature






Propagation Delay (t_{PD-}) vs Temperature




Propagation Delay (t_{PD-}) vs Capacitive Load




t_{PD-} - µs




 V_{CC} = +5V; V_{EE} = 0V; C_L = 15pF; $V_{OVERDRIVE}$ = 100mV; T_A = +25°C, unless otherwise noted.




TS9001-1 Propagation Delay (t_{PD+}) vs Input Overdrive





TS9001-2 Propagation Delay (t_{PD+}) vs Pullup Resistance





TS9001-2 Propagation Delay (t_{PD-}) vs Pullup Resistance






Propagation Delay (t_{PD}) at V_{CC} = +5V







 V_{CC} = +5V; V_{EE} = 0V; C_L = 15pF; $V_{OVERDRIVE}$ = 100mV; T_A = +25°C, unless otherwise noted.














Propagation Delay (t_{PD-}) at V_{CC} = +3V




20µs/DIV













 V_{CC} = +5V; V_{EE} = 0V; C_L = 15pF; $V_{OVERDRIVE}$ = 100mV; T_A = +25°C, unless otherwise noted.



200µs/DIV




0.2s/DIV



PIN FUNCTIONS

TS9001-1 TS9001-2 SC70-5	NAME	FUNCTION
1	OUT	Comparator Output
2	VEE	Negative Supply Voltage
3	IN+	Comparator Noninverting Input
4	REF/IN-	1.252V Reference Output/Comparator Inverting Input
—	REF	1.252V Reference Output
5	VCC	Positive Supply Voltage
—	IN-	Comparator Inverting Input

BLOCK DIAGRAMS



DESCRIPTION OF OPERATION

Guaranteed to operate from +1.6V supplies, the TS9001-1 and the TS9001-2 analog comparators only draw 600nA supply current, feature a robust input stage that can tolerate input voltages 200mV beyond the power supply rails, and include an onboard +1.252V ±1% voltage reference. To insure clean output switching behavior, both analog comparators feature 4mV internal hysteresis. The TS9001-1's push-pull output drivers were designed to minimize supply-current surges while driving ±5mA loads with rail-to-rail output swings. The opendrain output stage TS9001-2 can be connected to supply voltages above V_{CC} to an absolute maximum of 6V above VEE. Where wired-OR logic connections are needed, their open-drain output stages make it easy to use this analog comparator.

Input Stage Circuitry

The robust design of the analog comparators' input stage can accommodate any differential input voltage from V_{EE} - 0.2V to V_{CC} + 0.2V. Input bias currents are typically ±0.15nA so long as the applied input voltage remains between the supply rails. ESD protection diodes - connected internally to the supply rails - protect comparator inputs against overvoltage conditions. However, if the applied input voltage exceeds either or both supply rails, an increase in input current can occur when these ESD protection diodes start to conduct.



Output Stage Circuitry

Many conventional analog comparators can draw orders of magnitude higher supply current when switching. Because of this behavior, additional power supply bypass capacitance may be required to provide additional charge storage during switching. The design of the TS9001-1's rail-to-rail output stage implements a technique that virtually eliminates supply-current surges when output transitions occur. The supply-current change as a function of output transition frequency exhibited by these analog comparators is very small. Material benefits of this attribute to battery-power applications are the increase in operating time and in reducing the size of power-supply filter capacitors.

Internal Voltage Reference

The TS9001-1/2's internal +1.252V voltage reference exhibits a typical temperature coefficient of 40ppm/°C over the full -40°C to +85°C temperature range. An equivalent circuit for the reference section is illustrated in Figure 1. Since the output impedance of the voltage reference Is typically 200k Ω , its output can be bypassed with a low-leakage capacitor and is stable for any capacitive load.

APPLICATIONS INFORMATION

Low-Voltage, Low-Power Operation

Because they were designed specifically for lowpower, battery-operated applications, the TS9001-1/2 comparators are an excellent choice. Under nominal conditions, approximate operating times for this analog comparator family is illustrated in Table 1 for a number of battery types and their corresponding charge capacities.

Internal Hysteresis

As a result of circuit noise or unintended parasitic feedback, many analog comparators often break into oscillation within their linear region of operation

 Table 1: Battery Applications using the TS9001




Figure 1: TS9001's Internal V_{REF} Output Equivalent Circuit

An external buffer – such as the TS1001 – can be used to buffer the voltage reference output for higher output current drive or to reduce reference output impedance.

especially when the applied differential input voltage approaches 0V (zero volt). Externally-introduced hysteresis is a well-established technique to stabilizing analog comparator behavior and requires external components. As shown in Figure 2, adding comparator hysteresis creates two trip points: V_{THR} (for the rising input voltage) and V_{THF} (for the falling input voltage). The hysteresis band (V_{HB}) is defined as the voltage difference between the two trip points. When a comparator's input voltages are equal, hysteresis effectively forces one comparator input to move quickly past the other input, moving the input

	U				
BATTERY TYPE	RECHARGEABLE	V _{FRESH} (V)	V _{END-OF-LIFE} (V)	CAPACITY, AA SIZE (mA-h)	TS9001 OPERATING TIME (hrs)
Alkaline (2 Cells)	No	3.0	1.8	2000	2.5 x 10 ⁶
Nickel-Cadmium (2 Cells)	Yes	2.4	1.8	750	937,500
Lithium-Ion (1 Cell)	Yes	3.5	2.7	1000	1.25 x 10 ⁶
Nickel-Metal- Hydride (2 Cells)	Yes	2.4	1.8	1000	1.25 x 10 ⁶

TS9001



out of the region where oscillation occurs. Figure 2 illustrates the case in which an IN- input is a fixed voltage and an IN+ is varied. If the input signals were reversed, the figure would be the same with an inverted output. To save cost and external pcb area, an internal 4mV hysteresis circuit was added to the TS9001-1/2.




Figure 2: TS9001 Threshold Hysteresis Band

Adding Hysteresis to the TS9001-1 Push-pull Output Option

The TS9001-1 exhibits an internal hysteresis band (V_{HYSB}) of 4mV. Additional hysteresis can be




Figure 3: Using Three Resistors Introduces Additional Hysteresis in the TS9001-1.

generated with three external resistors using positive feedback as shown in Figure 3. Unfortunately, this method also reduces the hysteresis response time. The procedure to calculate the resistor values for the TS9001-1 is as follows:

 Setting R2. As the leakage current at the IN pin is less than 2nA, the current through R2 should be at least 0.2µA to minimize offset voltage errors caused by the input leakage current. The current through R2 at the trip point is (VREF - VOUT)/R2.

In solving for R2, there are two formulas – one each for the two possible output states:

 $R2 = V_{REF}/I_{R2}$

or

 $R2 = (V_{CC} - V_{REF})/I_{R2}$

From the results of the two formulae, the smaller of the two resulting resistor values is chosen. For example, when using the TS9001-1 (V_{REF} = 1.252V) at a V_{CC} = 3.3V and if I_{R2} = 0.2 μ A is chosen, then the formulae above produce two resistor values: 6.26M Ω and 10.24M Ω - the 6.2M Ω standard value for R2 is selected.

- 2) Next, the desired hysteresis band (V_{HYSB}) is set. In this example, V_{HYSB} is set to 100mV.
- 3) Resistor R1 is calculated according to the following equation:

R1 = R2 x (V_{HYSB}/V_{CC})

and substituting the values selected in 1) and 2) above yields:

 $R1 = 6.2M\Omega \times (100mV/3.3V) = 187.88k\Omega$.

The $187k\Omega$ standard value for R1 is chosen.

- 4) The trip point for V_{IN} rising (V_{THR}) is chosen such that V_{THR} > V_{REF} x (R1 + R2)/R2 (V_{THF} is the trip point for V_{IN} falling). This is the threshold voltage at which the comparator switches its output from low to high as V_{IN} rises above the trip point. In this example, V_{THR} is set to 3V.
- 5) With the V_{THR} from Step 4 above, resistor R3 is then computed as follows:

 $R3 = 1/[V_{THR}/(V_{REF} \times R1) - (1/R1) - (1/R2)]$

R3 = 1/[3V/(1.252V x 187kΩ) - (1/187kΩ) - (1/6.2MΩ)] = 136.9kΩ

In this example, a $137k\Omega$, 1% standard value resistor is selected for R3..



6) The last step is to verify the trip voltages and hysteresis band using the standard resistance values:

For VIN rising:

 $V_{THR} = V_{REF} \times R1 [(1/R1) + (1/R2) + (1/R3)]$ = 3V

For VIN falling:

 $V_{\text{THF}} = V_{\text{THR}} - (R1 \times V_{\text{CC}}/R2) = 2.9V$

and Hysteresis Band = $V_{THR} - V_{THF} = 100 \text{mV}$

Adding Hysteresis to the TS9001-2 Open-Drain Option

The TS9001-2 has open-drain output and requires an external pull-up resistor to V_{CC} as shown in Figure 4. Additional hysteresis can be generated




Figure 4: Using Four Resistors Introduces Additional Hysteresis in the TS9001-2.

using positive feedback; however, the formulae differ slightly from those of the push-pull option TS9001-1. The procedure to calculate the resistor values for the TS9001-2 is as follows:

1) As in the previous section, resistor R2 is chosen according to the formulae:

 $R2 = V_{REF}/0.2\mu A$

or

$$R2 = (V_{CC} - V_{REF})/0.2\mu A - R4$$

where the smaller of the two resulting resistor values is the best starting value.

- 2) As before, the desired hysteresis band (V_{HYSB}) is set to 100mV.
- 3) Next, resistor R1 is then computed according to the following equation:

R1 = (R2 + R4) x (V_{HYSB}/V_{CC})

- 4) The trip point for V_{IN} rising (V_{THR}) is chosen (again, remember that V_{THF} is the trip point for V_{IN} falling). This is the threshold voltage at which the comparator switches its output from low to high as V_{IN} rises above the trip point.
- 5) With the V_{THR} from Step 4 above, resistor R3 is computed as follows:

 $R3 = 1/[V_{THR}/(V_{REF} \times R1) - (1/R1) - (1/R2)]$

 As before, the last step is to verify the trip voltages and hysteresis band with the standard resistor values used in the circuit:

For V_{IN} rising:

For V_{IN} falling:

V_{THF} = V_{REF} x R1 x (1/R1+1/R3+1/(R2+R4)) -(R1/(R2+R4)) x V_{CC}

and Hysteresis Band is given by VTHR - VTHF

PC Board Layout and Power-Supply Bypassing


While power-supply bypass capacitors are not typically required, it is good engineering practice to use 0.1uF bypass capacitors close to the device's power supply pins when the power supply impedance is high, the power supply leads are long, or there is excessive noise on the power supply traces. To reduce stray capacitance, it is also good engineering practice to make signal trace lengths as short as possible. Also recommended are a ground plane and surface mount resistors and capacitors.



PACKAGE OUTLINE DRAWING

5-Pin SC70 Package Outline Drawing

(N.B., Drawings are not to scale)



NOTES:

1 DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.

2 DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS.

- 3. DIE IS FACING UP FOR MOLDING. DIE IS FACING DOWN FOR TRIM/FORM.
- 4 ALL SPECIFICATION COMPLY TO JEDEC SPEC MO-203 AA
- 5. CONTROLLING DIMENSIONS IN MILIMITERS
- 6. ALL SPECIFICATIONS REFER TO JEDEC MO-203 AA
- 7. LEAD SPAN/STAND OFF HEIGHT/COPLANARITY ARE CONSIDERED AS SPECIAL CHARACTERISTIC

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analogintensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories are not designed, intended, or authorized for use in applications where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.