TSB8N65M / TSI8N65M

650V N-Channel MOSFET

General Description

This Power MOSFET is produced using Truesemi's advanced planar stripe DMOS technology.
This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction based on half bridge topology.

Features

- 7.5A, 650V, $R_{DS(on)}$ = 1.60Ω @V_{GS} = 10 V
- Low gate charge (typical 29nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability







Absolute Maximum Ratings T_C = 25°Cunless otherwise noted

Symbol	Parameter	TSB8N65M	TSI8N65M	Units
V_{DSS}	Drain-Source Voltage	650		V
I_D	Drain Current - Continuous (T_C = 25°C)	7.5	7.5 *	A
	- Continuous (T_C = 100°C)	4.5	4.5 *	A
I_{DM}	Drain Current - Pulsed (Note 1)	30	30 *	A
V_{GSS}	Gate-Source Voltage	± 30		V
E_{AS}	Single Pulsed Avalanche Energy (Note 2)	260		mJ
E_{AR}	Repetitive Avalanche Energy (Note 1)	14.7		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)	4.5		V/ns
P_D	Power Dissipation (T_C = 25°C)	147	48	W
	- Derate above 25°C	1.18	0.38	W/°C
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to +150		°C
T_L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300		°C

* Drain current limited by maximum junction temperature.

Thermal Characteristics

Symbol	Parameter	TSB8N65M	TSI8N65M	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.85	2.6	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink Typ.	0.5	--	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	°C/W

Electrical Characteristics
T_C = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0 V, I_D = 250 μA	650	--	--	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, Referenced to 25°C	--	0.7	--	V/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 650 V, V_{GS} = 0 V	--	--	1	μA
		V_{DS} = 520 V, T_C = 125°C	--	--	10	μA
I_{GSSF}	Gate-Body Leakage Current, Forward	V_{GS} = 30 V, V_{DS} = 0 V	--	--	100	nA
I_{GSSR}	Gate-Body Leakage Current, Reverse	V_{GS} = -30 V, V_{DS} = 0 V	--	--	-100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250 μA	2.0	--	4.5	V
$R_{DS(on)}$	Static Drain-Source On-Resistance	V_{GS} = 10 V, I_D = 3.75 A	--	1.2	1.6	Ω
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{DS} = 25 V, V_{GS} = 0 V, f = 1.0 MHz	--	1000	--	pF
C_{oss}	Output Capacitance		--	110	--	pF
C_{rss}	Reverse Transfer Capacitance		--	12.6	--	pF
Switching Characteristics						
$t_{d(on)}$	Turn-On Delay Time	V_{DD} = 325 V, I_D = 7.5 A, R_G = 25 Ω (Note 4, 5)	--	20	--	ns
t_r	Turn-On Rise Time		--	50	--	ns
$t_{d(off)}$	Turn-Off Delay Time		--	80	--	ns
t_f	Turn-Off Fall Time		--	70	--	ns
Q_g	Total Gate Charge	V_{DS} = 520 V, I_D = 7.5 A, V_{GS} = 10 V (Note 4, 5)	--	29	-	nC
Q_{gs}	Gate-Source Charge		--	4.7	--	nC
Q_{gd}	Gate-Drain Charge		--	12.5	--	nC
Drain-Source Diode Characteristics and Maximum Ratings						
I_S	Maximum Continuous Drain-Source Diode Forward Current		--	--	7.5	A
I_{SM}	Maximum Pulsed Drain-Source Diode Forward Current		--	--	30	A
V_{SD}	Drain-Source Diode Forward Voltage	V_{GS} = 0 V, I_S = 7.5 A	--	--	1.4	V
t_{rr}	Reverse Recovery Time	V_{GS} = 0 V, I_S = 7.5 A, dI_F / dt = 100 A/μs (Note 4)	--	350	--	ns
Q_{rr}	Reverse Recovery Charge		--	3.3	--	μC

Notes:
1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. L = 10 mH, I_{AS} = 7.5A, V_{DD} = 50V, R_G = 25 Ω, Starting T_J = 25°C
3. $I_{SD} \leq$ 7.5 A, di/dt ≤ 200A/μs, $V_{DD} \leq BV_{DSS}$, Starting T_J = 25°C
4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2%
5. Essentially independent of operating temperature

Typical Characteristics



Figure 1. On-Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage



Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)



Figure 7. Breakdown Voltage Variation vs Temperature



Figure 8. On-Resistance Variation vs Temperature



Figure 9-1. Maximum Safe Operating Area for TSB8N65M



Figure 9-2. Maximum Safe Operating Area for TSI8N65M



Figure 10. Maximum Drain Current vs Case Temperature

Typical Characteristics (Continued)



Figure 11-1. Transient Thermal Response Curve for TSB8N65M



Figure 11-2. Transient Thermal Response Curve for TSI8N65M

Gate Charge Test Circuit & Waveform





Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms





Peak Diode Recovery dv/dt Test Circuit & Waveforms