





Pin	Definition:
1. G	ate

2. Drain 3. Source

PRODUCT SUMMARY

_	V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A)
_	450	4.25 @ V _{GS} =10V	0.25

General Description

The TSM1N45 is N-Channel enhancement mode power field effect transistors are produced using planar DMOS technology process.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand higher energy pulse in the avalanche and commutation mode. There devices are well suited for electronic ballasts base and half bridge configuration.


Features

- Low gate charge @ typical 6.5nC
- Low Crss @ typical 6.5pF
- Avalanche energy specified
- Improved dv/dt capability
- Gate-Source Voltage ±30V guaranteed

Ordering Information

Part No.	Package	Packing
TSM1N45CT B0	TO-92	1Kpcs / Bulk
TSM1N45CT A3	TO-92	2Kpcs / Ammo

Block Diagram



Absolute Maximum Rating (Ta = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	450	V	
Gate-Source Voltage	V _{GS}	±30	V	
Continuous Drain Current	I _D	0.5	А	
Pulsed Drain Current (Note 1)	I _{DM}	4	А	
Single Pulse Drain to Source Avalanche Energy (Note 2)	E _{AS}	108	mJ	
Avalanche Current (Note 1)	I _{AR}	0.5	А	
Repetitive Avalanche Energy (Note 1)	E _{AR}	0.25	mJ	
Peak Diode Recovery dv/dt (Note 3)	dv/dt	5.5	V/ns	
Total Power Dissipation @T _C =25 ² C	P _{DTOT}	2	W	
Operating Junction and Storage Temperature Range	T _J , T _{STG}	-55 to +150	°C	

Thermal Performance

Parameter	Symbol	Limit	Unit
Thermal Resistance - Junction to Lead	RƏ _{JL}	50	°C/W
Thermal Resistance - Junction to Ambient	RƏ _{JA}	140	°C/W



450V N-Channel Power MOSFET

Parameter	Conditions	Symbol	Min	Тур	Max	Unit
Static	•					
Drain-Source Breakdown Voltage	V_{GS} = 0V, I_{D} = 250uA	BV _{DSS}	450			V
Drain-Source On-State Resistance	V_{GS} = 10V, I_{D} = 0.25A	R _{DS(ON)}		3.7	4.25	Ω
Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 uA$	V	2.3	3.0	3.7	V
	$V_{DS} = V_{GS}, I_{D} = 250 \text{mA}$	V _{GS(TH)}	3.2	4.0	4.8	
Zero Gate Voltage Drain Current	V_{DS} = 450V, V_{GS} = 0V	I _{DSS}			10	uA
Gate Body Leakage	V_{GS} = ±30V, V_{DS} = 0V	I _{GSS}			±100	nA
Forward Transconductance	V_{DS} = 50V, I_{D} = 0.25A	g _{fs}		0.7		S
Dynamic						
Total Gate Charge	V_{DS} = 360V, I_D = 0.5A, V_{GS} = 10V (Note 4,5)	Qg		6.5	10	
Gate-Source Charge		Q _{gs}		1.3		nC
Gate-Drain Charge		Q_gd		3.2]
Input Capacitance	V _{DS} = 25V, V _{GS} = 0V, f = 1.0MHz	C _{iss}		235		
Output Capacitance		C _{oss}		29		pF
Reverse Transfer Capacitance		C _{rss}		6.5		
Switching						
Turn-On Delay Time		t _{d(on)}		14.7		
Turn-On Rise Time	$V_{GS} = 25V, I_D = 0.5A,$	t _r		32.8		nS
Turn-Off Delay Time	$V_{DS} = 225V, R_G = 25\Omega$ (Note 4,5)	t _{d(off)}		25.2		113
Turn-Off Fall Time		t _f		23.7]
Drain-Source Diode Characteristics	and Maximum Ratings					
Maximum Continuous Drain-Source Diode Forward Current		I _S			0.5	А
Maximum Pulsed Drain-Source Diode	Forward Current	I _{SM}			4.0	Α
Drain-Source Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 0.5A$	V_{SD}			1.4	V
Reverse Recovery Time	V _{GS} = 0V, I _S = 1A dI _F /dt = 100A/µS	t _{rr}		110		nS
Reverse Recovery Charge	(Note 4)	Q _{rr}		0.35		μC

Electrical Specifications (Ta=25°C, unless otherwise noted)

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature

2. L=75mH, I_{AS} =1.6A, V_{DD} =50V, R_{G} =25 Ω , Starting T_J=25°C

3. $I_{SD} \le 0.5A$, di/dt $\le 300A/\mu S$, $V_{DD} \le BV_{DSS}$, Starting $T_J=25^{\circ}C$


4. Pulse test: pulse width \leq 300uS.

5. Essentially independent of operating temperature

6. a) Reference point of the is the drain $R\Theta_{JL}$ lead

 b) When mounted on 3"x4.5" FR-4 PCB without any pad copper in a still air environment (RΘ_{JA} is the sum of the junction-to-case and case-to-ambient thermal resistance. RΘ_{CA} is determined by the user's board design)





Electrical Characteristics Curve (Ta = 25°C, unless otherwise noted)



2


TJ=25°C


ID - Drain Current (A)

3


4

5






Gate Charge



Source-Drain Diode Forward Voltage



6

4

2


0

0


1




Electrical Characteristics Curve (Ta = 25°C, unless otherwise noted)




Maximum Safe Operating Area






Normalized Thermal Transient Impedance, Junction-to-Ambient




Square Wave Pulse Duration (sec)




Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform




EAS Test Circuit & Waveform






Diode Reverse Recovery Time Test Circuit & Waveform






TO-92 Mechanical Drawing



TO-92 DIMENSION MILLIMETERS INCHES DIM MIN MIN MAX MAX А 4.30 4.70 0.169 0.185 В 4.30 4.70 0.169 0.185 С 13.53 (typ) 0.532 (typ) 0.39 0.015 D 0.49 0.019 Е 1.18 1.28 0.046 0.050 F 3.30 3.70 0.130 0.146 G 1.27 1.31 0.050 0.051 0.43 Н 0.33 0.013 0.017

Marking Diagram



- Y = Year Code
- M = Month Code
 - (A=Jan, B=Feb, C=Mar, D=Apl, E=May, F=Jun, G=Jul, H=Aug, I=Sep, J=Oct, K=Nov, L=Dec)
- L = Lot Code



450V N-Channel Power MOSFET

Notice

Specifications of the products displayed herein are subject to change without notice. TSC or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, to any intellectual property rights is granted by this document. Except as provided in TSC's terms and conditions of sale for such products, TSC assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of TSC products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify TSC for any damages resulting from such improper use or sale.