

### 1.6V Nanopower Comparators with/without Internal References

### **FEATURES**

- Second-source for MAX9117-MAX9120
- ♦ Guaranteed to Operate Down to +1.6V
- Ultra-Low Supply Current 350nA - TSM9119/TSM9120 600nA - TSM9117/TSM9118
- ♦ Internal 1.252V ±1.75% Reference
- Internal 1.252V ±1.75% Reference
   Input Voltage Range Extends 200mV Out
- Input Voltage Range Extends 200mV Outside-the-Rails
- No Phase Reversal for Overdriven Inputs
- Push-pull and Open-Drain Output Versions Available
- Crowbar-Current-Free Switching
- Internal Hysteresis for Clean Switching
- ♦ 5-pin SC70 and 8-pin SOIC Packaging

### **APPLICATIONS**


2-Cell Battery Monitoring/Management Medical Instruments Threshold Detectors/Discriminators Sensing at Ground or Supply Line Ultra-Low-Power Systems Mobile Communications Telemetry and Remote Systems

### DESCRIPTION

The TSM9117-TSM9120 family of nanopower comparators is electrically and form-factor identical to the MAX9117-MAX9120 family of analog comparators. Ideally suited for all 2-cell batterymanagement/monitoring applications, these 5-pin analog comparators guarantee SC70 +1.6V operation, draw very little supply current, and have robust input stages that can tolerate input voltages beyond the power supply. The TSM9117 and the TSM9118 draw 600nA of supply current and include an on-board 1.252V ±1.75% reference. The comparator-only TSM9119 and the TSM9120 draw a supply current of 350nA.

The TSM9117 and TSM9119's push-pull output drivers were designed to drive 5mA loads from one supply rail to the other supply rail. The TSM9118 and the TSM9120's open-drain output stages make it easy to incorporate these comparators into systems that operate on different supply voltages.

## **TYPICAL APPLICATION CIRCUIT**





### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage (V <sub>CC</sub> to V <sub>EE</sub> )
Output Voltage
TSM9117/9119 (V <sub>EE</sub> - 0.3V) to (V <sub>CC</sub> + 0.3V)
TSM9118/9120(V <sub>EE</sub> - 0.3V) to +6V
Current Into Input Pins ±20mA
Output Current ±50mA
Output Short-Circuit Duration10s

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
5-Pin SC70 (Derate 2.5mW/°C above +70°C) 200mW
8-Pin SOIC (Derate 5.88mW/°C above +70°C) 471mW
Operating Temperature Range40°C to +85°C
Junction Temperature +150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (soldering, 10s)+300°

Electrical and thermal stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to any absolute maximum rating conditions for extended periods may affect device reliability and lifetime.

### PACKAGE/ORDERING INFORMATION

OUT [ V <sub>EE</sub> [ IN+ [ IN- (REF) F	EF) Ny	NC 1 NC 1 IN- (REF) 2 IN+ 3 V <sub>EE</sub> 4 SO-8 SA Package IN- (REF) Pin 2 - TSM9117 only					
ORDER NUMBER	PART MARKING	CARRIER	QUANTITY	ORDER NUMBER	PART MARKING	CARRIER	QUANTITY
TSM9117EXK+	ТАА	Tape & Reel		TSM9117ESA+		Tube	97
TSM9117EXK+T		Tape & Reel	3000	TOMOTIVEOA	TS9117E	Tube	51
TSM9118EXK+	ТАВ	Tape & Reel		TSM9117ESA+T	TOUTHE	Таре	2500
TSM9118EXK+T	TAB	Tape & Reel	3000			& Reel	2300
TSM9119EXK+	TAC	Tape & Reel		TSM9120ESA+		Tube	97
TSM9119EXK+T	TAC	Tape & Reel	3000	13119120E3A+	TS9120E	TUDE	97
TSM9120EXK+	TAD	Tape & Reel		TSM9120ESA+T	139120E	Таре	2500
TSM9120EXK+T	TAD	Tape & Reel	3000	13109120E3A+1		& Reel	2500

Lead-free Program: Silicon Labs supplies only lead-free packaging.

Consult Silicon Labs for products specified with wider operating temperature ranges.



### **ELECTRICAL CHARACTERISTICS: TSM9117 & TSM9118**

 $V_{CC}$  = +5V,  $V_{EE}$  = 0V,  $V_{IN+}$  =  $V_{REF}$ ,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C. See Note 1.

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Supply Voltage Range	V <sub>cc</sub>	Inferred from the	T <sub>A</sub> = +25°C	1.6		5.5	V	
Supply vollage Range	Vcc	PSRR test	$T_A = T_{MIN}$ to $T_{MAX}$	1.8		5.5	v	
		V <sub>cc</sub> = 1.6V	T <sub>A</sub> = +25°C		0.6	1		
Supply Current	I <sub>CC</sub>	$V_{cc} = 5V$	T <sub>A</sub> = +25°C		0.68	1.30	μA	
			$T_A = T_{MIN}$ to $T_{MAX}$			1.60	.,	
IN+ Voltage Range	V <sub>IN+</sub>	Inferred from the output swin		V <sub>EE</sub> - 0.2	4	$V_{CC} + 0.2$	V	
Input Offset Voltage	Vos	(Note 2)	$\frac{T_A = +25^{\circ}C}{T_A = T_{MIN} \text{ to } T_{MAX}}$		1	5 10	mV	
Input-Referred Hysteresis	V <sub>HB</sub>	(Note 3)			4		mV	
Input Bias Current	IB	$T_{A} = +25^{\circ}C$			0.15	1	nA	
	18	$T_A = T_{MIN}$ to $T_{MAX}$				2		
Power-Supply Rejection Ratio	PSRR	$V_{CC} = 1.6V$ to 5.5V, $T_A = +25$			0.1	1	mV/V	
		$V_{CC} = 1.8V$ to 5.5V, $T_A = T_{MIN}$	$T_A = +25^{\circ}C$	-	100	1 400	mV/V	
		TSM9117, V <sub>cc</sub> = 5V, I <sub>SOURCE</sub> = 5mA	$T_A = +25^{\circ}C$ $T_A = T_{MIN}$ to $T_{MAX}$		190	400 500		
		ISOURCE - SITIA	$V_{\rm CC} = 1.6V$ ,	+ +		500		
Output-Voltage Swing High	V <sub>CC</sub> - V <sub>OH</sub>	TSM9117,	$T_{A} = +25^{\circ}C$		100	200	mV	
		I <sub>SOURCE</sub> = 1mA	V <sub>CC</sub> = 1.8V,			300		
			$T_{A} = T_{MIN} \text{ to } T_{MAX}$ $T_{A} = +25^{\circ}\text{C}$	+ +	190	400		
	Vol	$V_{CC}$ = 5V, $I_{SINK}$ = 5mA	$T_A = T_{MIN}$ to $T_{MAX}$		190	500		
			$V_{\rm CC} = 1.6V,$					
Output-Voltage Swing Low			$T_{A} = +25^{\circ}C$		100	200	mV	
		I <sub>SINK</sub> = 1mA	$V_{cc} = 1.8V,$ $T_A = T_{MIN}$ to $T_{MAX}$			300		
Output Leakage Current	LEAK	TSM9118 only, V <sub>0</sub> = 5.5V			0.002	1	μA	
	lsc		V <sub>cc</sub> = 5V		35		mA	
Output Short Circuit Current		Sourcing, $V_0 = V_{EE}$	$V_{CC} = 1.6V$		3			
Output Short-Circuit Current		Sinking, V <sub>0</sub> = V <sub>cc</sub>	$V_{\rm CC} = 5V$		35			
		-	V <sub>CC</sub> = 1.6V		3			
High-to-Low Propagation Delay	t <sub>PD</sub> -	$V_{cc} = 1.6V$			16		μs	
(Note 4)	10	V <sub>cc</sub> = 5V			14		P	
	,	TSM9117 only	$\frac{V_{CC} = 1.6V}{V_{CC} = 5V}$	-	15 40		-	
Low-to-High Propagation Delay			$V_{CC} = 5V$ $V_{CC} = 1.6V,$		40		μs	
(Note 4)	t <sub>PD+</sub>		$R_{PULLUP} = 100 k\Omega$		16			
		TSM9118 only	$V_{\rm CC}$ = 5V,		45			
Diag Time	+	TSM9117 only, C <sub>L</sub> = 15pF	$R_{PULLUP} = 100k\Omega$		1.6			
Rise Time Fall Time	t <sub>RISE</sub> t <sub>FALL</sub>	$C_{L} = 15pF$		+ +	0.2	-	µs µs	
Power-Up Time	t <sub>on</sub>				1.2		ms	
Reference Voltage	V <sub>REF</sub>	$T_{A} = +25^{\circ}C$ $T_{A} = T_{MIN} \text{ to } T_{MAX}$		1.230 1.196	1.252	1.274 1.308	V	
Reference Voltage Temperature Coefficient	TCV <sub>REF</sub>				100		ppm/°C	
Reference Output Voltage		BW = 10Hz to 100kHz			1.1			
Noise	en	BW = 10Hz to 100kHz, CREF		0.2		$mV_{RMS}$		
Reference Line Regulation	$\Delta V_{\text{REF}} / \Delta V_{\text{CC}}$	V <sub>CC</sub> = 1.6V to 5.5V			0.25		mV/V	
Reference Load Regulation	$\Delta V_{REF} / \Delta I_{OUT}$	$\Delta I_{OUT} = 10 nA$		±1		mV/nA		
					•			



### ELECTRICAL CHARACTERISTICS: TSM9119 & TSM9120

 $V_{CC}$  = +5V,  $V_{EE}$  = 0V,  $V_{CM}$  = 0V,  $T_A$  = -40°C to +85°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C. See Note 1.


PARAMETER	SYMBOL	SYMBOL CONDITIONS			TYP	MAX	UNITS
Supply Voltage Range		Inferred from the $T_A = +25^{\circ}C$		1.6		5.5	V
Supply vollage Range	V <sub>cc</sub>	PSRR test	$T_A = T_{MIN}$ to $T_{MAX}$	1.8		5.5	v
		V <sub>cc</sub> = 1.6V	T <sub>A</sub> = +25°C		0.35	0.80	
Supply Current	I <sub>cc</sub>	$\gamma = 2\gamma$	T <sub>A</sub> = +25°C		0.45	0.80	μA
		$V_{cc} = 5V$	$T_A = T_{MIN}$ to $T_{MAX}$			1.20	-
Input Common-Mode Voltage Range	V <sub>CM</sub>	Inferred from the CMRR test		V <sub>EE</sub> - 0.2		V <sub>CC</sub> + 0.2	V
Input Offset Voltage	V <sub>os</sub>	$-0.2V \le V_{CM} \le (V_{CC}+0.2V)$ (Note 2)	$T_A = +25^{\circ}C$ $T_A = T_{MIN}$ to $T_{MAX}$		1	5 10	mV
Input-Referred Hysteresis	V <sub>HB</sub>	$-0.2V \le V_{CM} \le (V_{CC}+0.2V)$ (No	ote 3)		4		mV
Input Bias Current	Ι <sub>Β</sub>	$T_{A} = +25^{\circ}C$ $T_{A} = T_{MIN} \text{ to } T_{MAX}$			0.15	1 2	nA
Input Offset Current	l <sub>os</sub>				75		pА
•		$V_{CC}$ = 1.6V to 5.5V, $T_A$ = +25°	C		0.1	1	mV/V
Power-Supply Rejection Ratio	PSRR	$V_{CC}$ = 1.8V to 5.5V, $T_{A}$ = $T_{MIN}$				1	mV/V
Common-Mode Rejection Ratio	CMRR	$(V_{EE} - 0.2V) \le V_{CM} \le (V_{CC} + 0.2V)$			0.5	3	mV/V
		TSM9119 only, V <sub>cc</sub> = 5V,	T <sub>A</sub> = +25°C		190	400	
		I <sub>SOURCE</sub> = 5mA	$T_A = T_{MIN}$ to $T_{MAX}$			500	
Output-Voltage Swing High	V <sub>CC</sub> - V <sub>OH</sub>	TSM9119 only, I <sub>SOURCE</sub> = 1mA	V <sub>CC</sub> = 1.6V, T <sub>A</sub> = +25°C		100	200	mV
			$V_{CC} = 1.8V,$ $T_A = T_{MIN}$ to $T_{MAX}$			300	
	Vol	$V_{CC}$ = 5V, $I_{SINK}$ = 5mA	$T_{A} = +25^{\circ}C$		190	400	mV
			$T_A = T_{MIN}$ to $T_{MAX}$			500	
Output-Voltage Swing Low		I <sub>SINK</sub> = 1mA	V <sub>cc</sub> = 1.6V, T <sub>A</sub> = +25°C		100	200	
			$V_{CC} = 1.8V,$ $T_A = T_{MIN}$ to $T_{MAX}$			300	
Output Leakage Current	ILEAK	TSM9120 only, V <sub>o</sub> = 5.5V			0.001	1	μA
		· · · · · · · · · · · · · · · · · · ·	$V_{cc} = 5V$		35		mA
	uit Current I <sub>sc</sub>	Sourcing, $V_0 = V_{EE}$	$V_{\rm CC} = 1.6V$		3		
Output Short-Circuit Current			$V_{cc} = 5V$		35		
		Sinking, $V_0 = V_{cc}$	$V_{\rm CC} = 1.6V$		3		
High-to-Low Propagation Delay		V <sub>CC</sub> = 1.6V			16		
(Note 4)	t <sub>PD</sub> -	$V_{CC} = 5V$			14		μs
Low-to-High Propagation Delay (Note 4)		TSM0110 aphy	$V_{\rm CC} = 1.6V$		15		μs
		TSM9119 only	$V_{\rm CC} = 5V$		40		
	t <sub>PD+</sub>	TSM9120 only	$V_{CC} = 1.6V,$ $R_{PULLUP} = 100k\Omega$		16		
			$V_{CC} = 5V,$ $R_{PULLUP} = 100k\Omega$		45		
Rise Time	t <sub>RISE</sub>	TSM9119 only, C <sub>L</sub> = 15pF			1.6		μs
Fall Time	t <sub>FALL</sub>	C <sub>L</sub> = 15pF			0.2		μs


Note 1: All specifications are 100% tested at T<sub>A</sub> = +25°C. Specification limits over temperature (T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>) are guaranteed by design, not production tested.


Note 2: Vos is defined as the center of the hysteresis band at the input.


Note 3: The hysteresis-related trip points are defined by the edges of the hysteresis band, measured with respect to the center of the hysteresis band (i.e., V<sub>OS</sub>) (See Figure 2).


Note 4: Specified with an input overdrive (V<sub>OVERDRIVE</sub>) of 100mV, and load capacitance of C<sub>L</sub> = 15pF. V<sub>OVERDRIVE</sub> is defined above and beyond the offset voltage and hysteresis of the comparator input. For the TSM9117/TSM9118, reference voltage error should also be added.













TSM9119/9120 Supply Current vs Temperature






TSM9119/9120 Supply Current vs Output Transition Frequency






#### **TYPICAL PERFORMANCE CHARACTERISTICS**





SINK CURRENT- mA

TSM9117/9119 Output Voltage High vs Source Current




Short-Circuit Sink Current vs Temperature






TSM9117/9119 Output Voltage High vs Source Current and Temperature




TSM9117/9119 Short-Circuit Source Current vs Temperature






#### TYPICAL PERFORMANCE CHARACTERISTICS




TEMPERATURE - °C


TSM9117/9118 Reference Voltage vs Temperature




TEMPERATURE - °C








TSM9117/9118 Reference Voltage vs Supply Voltage




TSM9117/9118 Reference Voltage vs Reference Sink Current







#### **TYPICAL PERFORMANCE CHARACTERISTICS**




Propagation Delay (t<sub>PD-</sub>) vs Capacitive Load






TSM9117/9119 Propagation Delay (t<sub>PD+</sub>) vs Temperature



TSM9117/9119 Propagation Delay ( $t_{\text{PD+}}$ ) vs Capacitive Load




TSM9117/9119 Propagation Delay (t<sub>PD+</sub>) vs Input Overdrive 70 V<sub>CC</sub> =+5V 60 50 V<sub>CC</sub> =+3V 40 sn t b 30 V<sub>CC</sub> =+1.8V 20 10 0 0 10 20 30 40 50 **INPUT OVERDRIVE - mV** 



#### **TYPICAL PERFORMANCE CHARACTERISTICS**


 $V_{CC}$  = +5V;  $V_{EE}$  = 0V;  $C_L$  = 15pF;  $V_{OVERDRIVE}$  = 100mV;  $T_A$  = +25°C, unless otherwise noted.

TSM9118/9120 Propagation Delay (t<sub>PD</sub>.) vs Pullup Resistance





R<sub>PULLUP</sub> - kΩ






20µs/DIV







20µs/DIV








20µs/DIV




20µs/DIV




### **TYPICAL PERFORMANCE CHARACTERISTICS**








20µs/DIV




20µs/DIV













TSM9117	/TSM9118	TSM9119	/TSM9120	NAME	FUNCTION
SC70	SO	SC70	SO		FUNCTION
1	6	1	6	OUT	Comparator Output
2	4	2	4	VEE	Negative Supply Voltage
3	3	3	3	IN+	Comparator Noninverting Input
4	2	—	—	REF	1.252V Reference Output and Comparator Inverting Input
5	7	5	7	VCC	Positive Supply Voltage
		4	2	IN-	Comparator Inverting Input
—	1, 5, 8	—	1, 5, 8	NC	No Connection. Not internally connected.

### BLOCK DIAGRAMS





### **DESCRIPTION OF OPERATION**

Guaranteed to operate from +1.6V supplies, the TSM9117 and the TSM9118 comparators only draw 600nA supply current, feature a robust input stage that can tolerate input voltages 200mV beyond the power supply rails, and include an on-board +1.252V ±1.75% voltage reference. The comparator-only TSM9119 and the TSM9120 have the same attributes and only draw a supply current of 350nA. To insure clean output switching behavior, all four analog comparators feature 4mV internal hysteresis. The TSM9117 and the TSM9119's push-pull output drivers were designed to minimize supply-current surges while driving ±5mA loads with rail-to-rail output swings. The open-drain output stage TSM9118 and TSM9120 can be connected to supply voltages above Vcc to an absolute maximum of 6V above V<sub>EE</sub>. Where wired-OR logic connections are needed, their open-drain output stages make it easy to use these analog comparators.

#### Input Stage Circuitry

The robust design of the analog comparators' input stage can accommodate any differential input voltage from  $V_{EE}$  - 0.2V to  $V_{CC}$  + 0.2V. Input bias currents are typically ±0.15nA so long as the applied input voltage remains between the supply rails. ESD protection diodes - connected internally to the supply rails - protect comparator inputs against overvoltage conditions. However, if the applied input voltage exceeds either or both supply rails, an increase in input current can occur when these ESD protection diodes start to conduct.

#### Output Stage Circuitry

Many conventional analog comparators can draw orders of magnitude higher supply current when switching. Because of this behavior, additional power supply bypass capacitance may be required to provide additional charge storage during switching. The design of the TSM9117-TSM9120's rail-to-rail output stage implements a technique that virtually eliminates supply-current surges when output transitions occur. As shown on Page 5 of the Typical Operating Characteristics, the supply-current change as a function of output transition frequency exhibited by this analog comparator family is very small. Material benefits of this attribute to batterypower applications is the increase in operating time and in reducing the size of power-supply filter capacitors.

#### TSM9117/9118's Internal +1.252V VREF

The TSM9117 and the TSM9118's internal +1.252V voltage reference exhibits a typical temperature coefficient of 100ppm/°C over the full -40°C to +85°C temperature range. An equivalent circuit for the reference section is illustrated in Figure 1. Since the output impedance of the voltage reference is

#### **APPLICATIONS INFORMATION**


#### Low-Voltage, Low-Power Operation

Designed specifically for low-power applications, the TSM9117–TSM9120 comparators are an excellent choice. Under nominal conditions, approximate operating times for this analog comparator family is illustrated in Table 1 for a number of battery types and their charge capacities.

#### Internal Hysteresis

As a result of circuit noise or unintended parasitic feedback, many analog comparators often break into





**Figure 1**: TSM9117 & TSM9118 Internal V<sub>REF</sub> Output Equivalent Circuit

 $200k\Omega$ , its output can be bypassed with a low-leakage capacitor and is stable with any capacitive load. An external buffer – such as the TS1001 – can be used to buffer the voltage reference output for higher output current drive or to reduce reference output impedance.


oscillation within their linear region of operation especially when the applied differential input voltage approaches 0V (zero volt). Externally-introduced hysteresis is a well-established technique to stabilizing analog comparator behavior and requires external components. As shown in Figure 2, adding comparator hysteresis creates two trip points: V<sub>THR</sub> (for the rising input voltage) and V<sub>THF</sub> (for the falling input voltage). The hysteresis band (V<sub>HB</sub>) is defined as the voltage difference between the two trip points. When a comparator's input voltages are equal, hysteresis effectively forces one comparator input to move quickly past the other input, moving the input

Table 1: Battery Applications using the TSM9117- TSM9120	
--	--

BATTERY TYPE	RECHARGEABLE	V <sub>FRESH</sub> (V)	V <sub>END-OF-LIFE</sub> (V)	CAPACITY, AA SIZE (mA-h)	TSM9117/TSM9118 OPERATING TIME (hrs)	TSM9119/TSM9120 OPERATING TIME (hrs)
Alkaline (2 Cells)	No	3.0	1.8	2000	2.5 x 10 <sup>6</sup>	5 x 10 <sup>6</sup>
Nickel-Cadmium (2 Cells)	Yes	2.4	1.8	750	937,500	1.875 x 10 <sup>6</sup>
Lithium-Ion (1 Cell)	Yes	3.5	2.7	1000	1.25 x 10 <sup>6</sup>	2.5 x 10 <sup>6</sup>
Nickel-Metal- Hydride (2 Cells)	Yes	2.4	1.8	1000	1.25 x 10 <sup>6</sup>	2.5 x 10 <sup>6</sup>



out of the region where oscillation occurs. Figure 2 illustrates the case in which an IN- input is a fixed voltage and an IN+ is varied. If the input signals were reversed, the figure would be the same with an inverted output. To save cost and external pcb area, an internal 4mV hysteresis circuit was added to the TSM9117–TSM9120.



#### Adding Hysteresis to the TSM9117/TSM9119

Figure 2: TSM9117-TSM9120 Threshold Hysteresis Band



Figure 3: Using Three Resistors Introduces Additional Hysteresis in the TSM9117 & TSM9119.

The TSM9117/TSM9119 exhibit an internal hysteresis band ( $V_{HYSB}$ ) of 4mV. Additional hysteresis can be generated with three external resistors using positive feedback as shown in Figure 3. Unfortunately, this method also reduces the hysteresis response time. Use the following procedure to calculate resistor values.

 Setting R2. As the leakage current at the IN pin is less than 2nA, the current through R2 should be at least 0.2µA to minimize offset voltage errors caused by the input leakage current. The current through R2 at the trip point is (V<sub>REF</sub> - V<sub>OUT</sub>)/R2. In solving for R2, there are two formulas – one each for the two possible output states:

 $R2 = V_{REF}/I_{R2}$ 

or

$$R2 = (V_{CC} - V_{REF})/I_{R2}$$

From the results of the two formulae, the smaller of the two resulting resistor values is chosen. For example, when using the TSM9117 (V<sub>REF</sub> = 1.252V) at a V<sub>CC</sub> = 3.3V and if I<sub>R2</sub> = 0.2 $\mu$ A is chosen, then the formulae above produce two resistor values: 6.26M $\Omega$  and 10.24M $\Omega$  - the 6.2M $\Omega$  standard value for R2 is selected.

- 2) Next, the desired hysteresis band (V<sub>HYSB</sub>) is set. In this example, V<sub>HYSB</sub> is set to 100mV.
- 3) Resistor R1 is calculated according to the following equation:

R1 = R2 x (V<sub>HYSB</sub>/V<sub>CC</sub>)

and substituting the values selected in 1) and 2) above yields:

R1 =  $6.2M\Omega \times (100 \text{mV}/3.3\text{V}) = 187.88 \text{k}\Omega$ .

The  $187k\Omega$  standard value for R1 is chosen.

- 4) The trip point for V<sub>IN</sub> rising (V<sub>THR</sub>) is chosen such that V<sub>THR</sub> > V<sub>REF</sub> x (R1 + R2)/R2 (V<sub>THF</sub> is the trip point for V<sub>IN</sub> falling). This is the threshold voltage at which the comparator switches its output from low to high as V<sub>IN</sub> rises above the trip point. In this example, V<sub>THR</sub> is set to 3V.
- 5) With the V<sub>THR</sub> from Step 4 above, resistor R3 is then computed as follows:

 $R3 = 1/[V_{THR}/(V_{REF} \times R1) - (1/R1) - (1/R2)]$ 

R3 =  $1/[3V/(1.252V \times 187k\Omega) - (1/187k\Omega) - (1/6.2M\Omega)] = 136.9kΩ$ 

In this example, a  $137k\Omega$ , 1% standard value resistor is selected for R3.

 The last step is to verify the trip voltages and hysteresis band using the standard resistance values:

For VIN rising:

V<sub>THR</sub> = V<sub>REF</sub> x R1 [(1/R1) + (1/R2) + (1/R3)] = 3V

and, for VIN falling:

VTHF = VTHR - (R1 x Vcc/R2) = 2.9V



and Hysteresis Band =  $V_{THR} - V_{THF} = 100 \text{mV}$ 

#### Adding Hysteresis to the TSM9118/TSM9120

The TSM9118/TSM9120 have a 4mV internal hysteresis band. Both products have open-drain outputs and require an external pullup resistor to  $V_{CC}$  as shown in Figure 4. Additional hysteresis can be




Figure 4: Using Four Resistors Introduces Additional Hysteresis in the TSM9118 & TSM9120.

generated using positive feedback; however, the formulae differ slightly from those of the TSM9117/TSM9119. The procedure to calculate the resistor values for the TSM9118/TSM9120 is as follows:

1) As in the previous section, resistor R2 is chosen according to the formulae:

 $R2 = V_{REF}/0.2\mu A$ 

or

$$R2 = (V_{CC} - V_{REF})/0.2\mu A - R4$$

where the smaller of the two resulting resistor values is the best starting value.

- 2) As before, the desired hysteresis band  $(V_{\text{HYSB}})$  is set to 100mV.
- 3) Next, resistor R1 is then computed according to the following equation:

R1 = (R2 + R4) x (V<sub>HYSB</sub>/V<sub>CC</sub>)

- 4) The trip point for V<sub>IN</sub> rising (V<sub>THR</sub>) is chosen (again, remember that V<sub>THF</sub> is the trip point for V<sub>IN</sub> falling). This is the threshold voltage at which the comparator switches its output from low to high as V<sub>IN</sub> rises above the trip point.
- 5) With the V<sub>THR</sub> from Step 4 above, resistor R3 is computed as follows:

 $R3 = 1/[V_{THR}/(V_{REF} \times R1) - (1/R1) - (1/R2)]$ 

 As before, the last step is to verify the trip voltages and hysteresis band with the standard resistor values used in the circuit:

For V<sub>IN</sub> rising:

V<sub>THR</sub> = V<sub>REF</sub> x R1 x (1/R1+1/R2+1/R3)

and, for  $V_{IN}$  falling:

V<sub>THF</sub> = V<sub>REF</sub> x R1 x [1/R1+1/R3+1/(R2+R4)] -[R1/(R2+R4)] x V<sub>CC</sub>

and Hysteresis Band is given by VTHR - VTHF

#### PC Board Layout and Power-Supply Bypassing

While power-supply bypass capacitors are not typically required, it is good engineering practice to use  $0.1\mu$ F bypass capacitors close to the device's power supply pins when the power supply impedance is high, the power supply leads are long, or there is excessive noise on the power supply traces. To reduce stray capacitance, it is also good engineering practice to make signal trace lengths as short as possible. Also recommended are a ground plane and surface mount resistors and capacitors.



#### A Zero-Crossing Detector

To configure a zero-crossing detector using a TSM9119 is illustrated in Figure 5. In this example, the TSM9119's inverting input is connected to ground and its noninverting input is connected to a  $100mV_{P-P}$  signal source. The TSM9119's output changes state as the signal at the noninverting input crosses 0V.




Figure 5: A Simple Zero-Crossing Detector

#### A Logic-Level Translator

Logic-level translation between two different voltage systems is easy using the TSM9120 as shown in Figure 6. This application circuit converts 5V logic to




Figure 6: A 5V-to-3V Logic Level Translator

3V logic levels. In this case, the TSM9120 is powered by a +5V system and the external pullup resistor for the TSM9120's open-drain output is connected to a +3V system. This configuration allows the full 5V logic swing without creating overvoltage on the 3V logic inputs. For 3V to 5V logic-level translations, simply interchange the +3V supply voltage connection on the comparator's V<sub>CC</sub> and the +5V supply voltage to the external pullup resistor.






#### PACKAGE OUTLINE DRAWING

5-Pin SC70 Package Outline Drawing

(N.B., Drawings are not to scale)



NOTES:

 $^{\prime}$  1 igsa does not include mold flash, protrusions or gate burrs.

 $2 \setminus$  DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS.

- 3. DIE IS FACING UP FOR MOLDING. DIE IS FACING DOWN FOR TRIM/FORM.
- 4 ALL SPECIFICATION COMPLY TO JEDEC SPEC MO-203 AA
- 5. CONTROLLING DIMENSIONS IN MILIMITERS.
- 6. ALL SPECIFICATIONS REFER TO JEDEC MO-203 AA
- 7. LEAD SPAN/STAND OFF HEIGHT/COPLANARITY ARE CONSIDERED AS SPECIAL CHARACTERISTIC






PACKAGE OUTLINE DRAWING

#### 8-Pin SOIC Package Outline Drawing

(N.B., Drawings are not to scale)



6. Lead span/stand off height/coplanarity are considered as Special characteristic.

#### **Patent Notice**

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc. Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.