











TUSB1210-Q1

SLLSEL4A - SEPTEMBER 2014-REVISED OCTOBER 2014

TUSB1210-Q1 Standalone USB Transceiver Chip Silicon

Features

- AEC-Q100 Qualified with:
 - Temperature Grade 3: –40°C to 85°C
 - HBM ESD Classification 1C
 - CDM ESD Classification C4B
- USB2.0 PHY Transceiver Chip, Designed to Interface with a USB Controller via a ULPI 12-pin Interface, Fully Compliant With:
 - Universal Serial Bus Specification Rev. 2.0
 - On-The-Go Supplement to the USB 2.0 Specification Rev. 1.3
 - UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1
- DP/DM Line External Component Compensation (Patent #US7965100 B1)
- Interfaces to Host, Peripheral and OTG Device Cores; Optimized for Portable Devices or System ASICs with Built-in USB OTG Device Core
- Complete USB OTG Physical Front-End that Supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP)
- **ULPI Interface:**
 - I/O Interface (1.8 V) Optimized for Non-Terminated 50 Ω Line Impedance
 - ULPI CLOCK Pin (60 MHz) Supports Both Input and Output Clock Configurations
 - Fully Programmable ULPI-Compliant Register
- Available in a 32-Pin Quad Flat No Lead [QFN (RHB)] Package

Applications

- Mobile Phones
- Tablet Devices
- **Desktop Computers**
- Portable Computers
- Video Game Consoles
- Portable Music Players

3 Description

The TUSB1210-Q1 is a USB2.0 transceiver chip, designed to interface with a USB controller via a ULPI interface. It supports all USB2.0 data rates (High-Speed 480 Mbps, Full-Speed 12 Mbps and Low-Speed 1.5 Mbps), and is compliant to both Host and Peripheral modes. It additionally supports a UART mode and legacy ULPI serial modes.

TUSB1210-Q1 also supports the OTG (Ver1.3) optional addendum to the USB 2.0 Specification, including Host Negotiation Protocol (HNP) and Session Request Protocol (SRP).

The DP/DM external component compensation in the transmitter compensates for variations in the series impendence in order to match with the data line impedance and the receiver input impedance, to limit data reflections, and thereby, improve eye diagrams.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TUSB1210-Q1	VQFN (32)	5.00 mm x 5.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Diagram






Table of Contents

1	Features 1		7.4 Device Functional Modes	18
2	Applications 1		7.5 Register Map	20
3	Description 1	8	Application and Implementation	49
4	Revision History2		8.1 Application Information	49
5	Pin Configuration and Functions3		8.2 Typical Application	49
6	Specifications4		8.3 External Components	53
U	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	54
	6.2 Handling Ratings		9.1 TUSB1210 Power Supply	<mark>5</mark> 4
	6.3 Recommended Operating Conditions		9.2 Ground	<u>5</u> 4
	6.4 Thermal Information		9.3 Power Providers	<mark>5</mark> 4
	6.5 Analog I/O Electrical Characteristics		9.4 Power Modules	<mark>5</mark> 4
	6.6 Digital I/O Electrical Characteristics		9.5 Power Consumption	<mark>55</mark>
	6.7 Digital IO Pins (Non-ULPI)	10	Layout	5 6
	6.8 PHY Electrical Characteristics		10.1 Layout Guidelines	
	6.9 Pullup/Pulldown Resistors		10.2 Layout Example	56
	6.10 OTG Electrical Characteristics	11	Device and Documentation Support	<mark>57</mark>
	6.11 Power Characteristics		11.1 Documentation Support	
	6.12 Switching Characteristics		11.2 Community Resources	
	6.13 Timing Requirements		11.3 Trademarks	
	6.14 Typical Characteristics		11.4 Electrostatic Discharge Caution	57
7	Detailed Description		11.5 Glossary	
•	7.1 Overview	12	Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram		Information	58
	7.3 Feature Description		12.1 Via Channel	58
	7.0 Todaro Doscription		12.2 Packaging Information	58


4 Revision History

CI	hanges from Original (September 2014) to Revision A	Page
•	Changed the Features list	1
•	Deleted 5 paragraphs from the Description following: "TUSB1210-Q1 also supports the OTG (Ver1.3)"	1
•	Changed the Diagram image	1
•	Added V _{IL} and V _{IH} to the Recommended Operating Conditions table	5
•	Changed the Thermal Information table	5
•	Changed the Digital I/O Electrical Characteristics table	5
•	Digital IO Electrical Characteristics sections to the Switching Characteristics	10
•	Added the Typical Characteristics section	13
•	Added 5 new paragraphs to the Overview section	14

Submit Documentation Feedback



5 Pin Configuration and Functions



Pin Functions

PIN		4.5	TVDE	1 5 / 5 1	PERMITTION
NAME	NO.	A/D	REECLK clock f		DESCRIPTION
CFG	14	D	I	V _{DDIO}	REFCLK clock frequency configuration pin. Two frequencies are supported: 19.2 MHz when 0, or 26 MHz when 1.
	ULPI 60 MHz clock on which ULPI data is synchronized.		ULPI 60 MHz clock on which ULPI data is synchronized.		
					Two modes are possible:
CLOCK	26	D	0	V_{DDIO}	Input Mode: CLOCK defaults as an input.
					Output Mode: When an input clock is detected on REFCLK pin (after 4 rising edges) then CLOCK will change to an output.
CPEN	17	D	0	V _{DD33}	CMOS active-high digital output control of external 5V VBUS supply
cs	11	D	I	V_{DDIO}	Active-high chip select pin. When low the IC is in power down and ULPI bus is tristated. When high normal operation. Tie to V _{DDIO} if unused.
DATA0	3	D	I/O	V_{DDIO}	ULPI DATA input/output signal 0 synchronized to CLOCK
DATA1	4	D	I/O	V_{DDIO}	ULPI DATA input/output signal 1 synchronized to CLOCK
DATA2	5	D	I/O	V_{DDIO}	ULPI DATA input/output signal 2 synchronized to CLOCK
DATA3	6	D	I/O	V_{DDIO}	ULPI DATA input/output signal 3 synchronized to CLOCK
DATA4	7	D	I/O	V_{DDIO}	ULPI DATA input/output signal 4 synchronized to CLOCK
DATA5	9	D	I/O	V_{DDIO}	ULPI DATA input/output signal 5 synchronized to CLOCK
DATA6	10	D	I/O	V_{DDIO}	ULPI DATA input/output signal 6 synchronized to CLOCK
DATA7	13	D	I/O	V_{DDIO}	ULPI DATA input/output signal 7 synchronized to CLOCK
DIR	31	D	0	V_{DDIO}	ULPI DIR output signal
DM	19	Α	I/O	V_{DD33}	DM pin of the USB connector
DP	18	Α	I/O	V_{DD33}	DP pin of the USB connector
ID	23	Α	I/O	V_{DD33}	Identification (ID) pin of the USB connector
N/C	8	-	-	V_{DDIO}	No connect
N/C	15,16, 24, 24	-	-	-	No connect
NXT	2	D	0	V_{DDIO}	ULPI NXT output signal



Pin Functions (continued)

PIN		A /D	TVDE	15/5	DESCRIPTION
NAME	NO.	A/D	TYPE	LEVEL	DESCRIPTION
REFCLK	1	А	I	3.3 V	V _{DD33} Reference clock input (square-wave only). Tie to GND when pin 26 (CLOCK) is required to be Input mode. Connect to square-wave reference clock of amplitude in the range of 3 V to 3.6 V when Pin 26 (CLOCK) is required to be Output mode. See pin 14 (CFG) description for REFCLK input frequency settings.
RESETB	27	D	I	V _{DDIO}	When low, all digital logic (except 32 kHz logic required for power up sequencing) including registers are reset to their default values, and ULPI bus is tri-stated. When high, normal USB operation.
STP	29	D	I	V_{DDIO}	ULPI STP input signal
V_{BAT}	21	Α	power	V_{BAT}	Input supply voltage or battery source
V_{BUS}	22	Α	power	V _{BUS}	V _{BUS} pin of the USB connector
VDD15	12	Α	power		1.5-V internal LDO output. Connect to external filtering capacitor.
V _{DD18}	28, 30	Α	power	V _{DD18}	External 1.8-V supply input. Connect to external filtering capacitor.
V _{DD33}	20	Α	power	V _{DD33}	3.3-V internal LDO output. Connect to external filtering capacitor.
V _{DDIO}	32	Α	I	V_{DDIO}	External 1.8V supply input for digital I/Os. Connect to external filtering capacitor.
GND	Thermal Pad	А	power		Reference Ground

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Main battery supply voltage (2)		0	5	V
	Voltage on any input ⁽³⁾	Where supply represents the voltage applied to the power supply pin associated with the input	-0.3	1 × V _{CC} +0.3	V
	V _{BUS} input		-2	20	V
	ID, DP, DM inputs	Stress condition specified 24h	-0.3	5.25	V
V_{DDIO}	IO supply voltage	Continuous	-0.3	1.98	V
T _A	Ambient temperature range		-40	85	°C
TJ	Junction temperature range		-40	150	°C
	Ambient temperature for parametric	Parametric compliance	-14	125	°C
	compliance	With max 125°C as junction temperature	-40	85	°C
	DP, DM, ID high voltage short circuit	DP, DM or ID pins short circuited to V _{BUS} supply, in any mode of TUSB1210-Q1 operation, continuously for 24 hours	0	5.25	V

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

				MIN	MAX	UNIT
T _{stg}	Storage temperature range	9		-65	150	°C
V _{ESD}	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 Classification Level H1C, all pins ⁽¹⁾		1500	1500	
	(ESD) performance:	Charged device model (CDM), per AEC	Corner pins	-750	750	V
		Q100-011 Classification Level C4B	Other pins	-500	500	

(1) AEC Q100-002 indicates HBM stressing is done in accordance with ANSI/ESDA/JEDEC JS-001 specifications.

⁽²⁾ The product will have negligible reliability impact if voltage spikes of 5.5 V occur for a total (cumulative over lifetime) duration of 5 milliseconds.

⁽³⁾ Except V_{BAT} input, V_{BUS}, ID, DP, and DM pads



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V _{BAT}	Battery supply voltage		2.7	3.6	4.8	V
	Battery supply voltage for USB 2.0	When V _{DD33} is supplied internally	3.15			V
	compliancy (USB 2.0 certification)	When V _{DD33} is shorted to V _{BAT} externally	3.05			V
V_{DDIO}	Digital IO pin supply		1.71		1.98	V
V _{IL}	Low-level input voltage	CLOCK, STP, DIR, NXT, DATA0 to DATA7			0.35 x V _{DDIO}	V
V _{IH}	High-level output voltage	CLOCK, STP, DIR, NXT, DATA0 to DATA7	0.65 x V _{DDIO}			V
T _A	Ambient temperature range		-40		85	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾			
	I THERMAL METRIC'	(16 Pins)	UNIT	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	34.72		
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	37.3		
$R_{\theta JB}$	Junction-to-board thermal resistance	10.3	°C/W	
ΨЈТ	Junction-to-top characterization parameter	0.5	·C/VV	
Ψ_{JB}	Junction-to-board characterization parameter	10.5		
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	3.6		

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Analog I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP MAX	UNIT				
CPEN Output Pin									
V_{OL}	CPEN low-level output voltage	I _{OL} = 3 mA		0.3	V				
V_{OH}	CPEN high-level output voltage	$I_{OH} = -3 \text{ mA}$	$V_{DD33} - 0.3$		V				

6.6 Digital I/O Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
CLOCK					
V _{OL}	Low-level output voltage	Fraguency 60 MHz Lood 40 pF		0.45	V
V_{OH}	High-level output voltage	Frequency = 60 MHz, Load = 10 pF	V _{DDIO} - 0.45		V
STP, DIF	R, NXT, DATA0 to DATA7	•			
V _{OL}	Low-level output voltage	Fraguency 20 MHz Lood 40 pF		0.45	
V _{OH}	High-level output voltage	Frequency = 30 MHz, Load = 10 pF	V _{DDIO} - 0.45		

6.7 Digital IO Pins (Non-ULPI)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
CS, CFG, RESETB Input Pins									
V_{IL}	Maximum low-level input voltage				0.35 x V _{DDIO}	V			
V _{IH}	Minimum high-level input voltage		0.65 x V _{DDIO}			V			
RESETB Input Pin Timing Spec									
$t_{w(POR)}$	Internal power-on reset pulse width		0.2			μs			



Digital IO Pins (Non-ULPI) (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
$t_{w(RESET)}$	External RESETB pulse width	Applied to external RESETB pin when CLOCK is toggling.	8		CLOCK cycles

6.8 PHY Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		COMMENTS	MIN	TYP MAX	UNIT	
LS/FS Singl	Single-Ended Receivers						
	USB single-ended receivers						
SK _{WVP_VM}	Skew between VP and VM		Driver outputs unloaded	-2	0 2	ns	
V _{SE_HYS}	Single-ended hysteresis			50		mV	
V _{IH}	High (driven)			2		V	
V _{IL}	Low				0.8	V	
V _{TH}	Switching threshold			0.8	2	V	
	rential Receiver						
V _{DI}	Differential input sensitivity		Ref. USB2.0	200		mV	
V _{CM}	Differential Common mode range		Ref. USB2.0	0.8	2.5	V	
LS Transmi	tter		<u> </u>				
V _{OL}	Low		Ref. USB2.0	0	300	mV	
V _{OH}	High (driven)		Ref. USB2.0	2.8	3.6	V	
V _{CRS}	Output signal crossover voltage		Ref. USB2.0, covered by eye diagram	1.3	2	٧	
t _r	Rise time		Ref. USB2.0, covered by eye diagram	75	300	ns	
t _f	Fall time			75	300	ns	
t _{FRFM}	Differential rise and fall time matching			80%	125%		
t _{FDRATE}	Low-speed data rate		Ref. USB2.0, covered by eye diagram	1.4775	1.5225	Mb/s	
t _{DJ1}	0 "" + + + + (" +	To next transition	D (HODO O	-25	25	25	
t _{DJ2}	Source jitter total (including frequency tolerance)	For paired transitions	Ref. USB2.0, covered by eye diagram	-10	10	ns	
t _{FEOPT}	Source SE0 interval of EOP		Ref. USB2.0, covered by eye diagram	1.25	1.5	μs	
	Downstream eye diagram		Ref. USB2.0, covered by eye diagram				
V_{CM}	Differential common mode range		Ref. USB2.0	0.8	2.5	V	
FS Transmi	tter						
V _{OL}	Low		Ref. USB2.0	0	300	mV	
V _{OH}	High (driven)		Ref. USB2.0	2.8	3.6	V	
VCRS	Output signal crossover voltage		Ref. USB2.0, covered by eye diagram	1.3	2	V	
t _{FR}	Rise time		Ref. USB2.0	4	20	ns	
t _{FF}	Fall time		Ref. USB2.0	4	20	ns	
t _{FRFM}	Differential rise and fall time matching		Ref. USB2.0, covered by eye diagram	90%	111.11%		
Z _{DRV}	Driver output resistance		Ref. USB2.0	28	44	Ω	
TFDRATE	Full-speed data rate		Ref. USB2.0, covered by eye diagram	11.97	12.03	Mb/s	
t _{DJ1}	Source jitter total (including frequency	To next transition	Pof LISB2 0, covered by ave	-2	2		
t _{DJ2}	tolerance)	For paired transitions	Ref. USB2.0, covered by eye diagram	-1	1	ns	
TFEOPT	Source SE0 interval of EOP		Ref. USB2.0, covered by eye diagram	160	175	ns	
	Downstream eye diagram		Ref. USB2.0, covered by eye diagram				



PHY Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
	Upstream eye diagram					
HS Differentia	al Receiver					
VHSSQ	High-speed squelch detection threshold (differential signal amplitude)	Ref. USB2.0	100		150	mV
VHSDSC	High-speed disconnect detection threshold (differential signal amplitude)	Ref. USB2.0	525		625	mV
	High-speed differential input signaling levels	Ref. USB2.0, specified by eye pattern templates				mV
VHSCM	High-speed data signaling common mode voltage range (guidelines for receiver)	Ref. USB2.0	-50		500	mV
	Receiver jitter tolerance	Ref. USB2.0, specified by eye pattern templates			150	ps
HS Transmitt	er					
V _{HSOI}	High-speed idle level	Ref. USB2.0	-10		10	mV
V _{HSOH}	High-speed data signaling high	Ref. USB2.0	360		440	mV
V _{HSOL}	High-speed data signaling low	Ref. USB2.0	-10		10	mV
VCHIRPJ	Chirp J level (differential voltage)	Ref. USB2.0	700		1100	mV
VCHIRPK	Chirp K level (differential voltage)	Ref. USB2.0	-900		-500	mV
t _r	Rise Time (10% - 90%)	Ref. USB2.0, covered by eye diagram	500			ps
t _f	Fall time (10% - 90%)	Ref. USB2.0, covered by eye diagram	500			ps
ZHSDRV	Driver output resistance (which also serves as high-speed termination)	Ref. USB2.0	40.5		49.5	Ω
THSDRAT	High-speed data range	Ref. USB2.0, covered by eye diagram	479.76	48	80.24	Mb/s
	Data source jitter	Ref. USB2.0, covered by eye diagram				
	Downstream eye diagram	Ref. USB2.0, covered by eye diagram				
	Upstream eye diagram	Ref. USB2.0, covered by eye diagram				
CEA-2011/UA	RT Transceiver					
	UART Transmitter CEA-2011					
t _{PH_UART_EDGE}	Phone UART edge rates	DP_PULLDOWN asserted			1	Ms
V_{OH_SER}	Serial interface output high	ISOURCE = 4 mA	2.4	3.3	3.6	V
V _{OL_SER}	Serial interface output low	ISINK = -4 mA	0	0.1	0.4	V
	UART Receiver CEA-2011					·
VI _{H_SER}	Serial interface input high	DP_PULLDOWN asserted	2			٧
V _{IL_SER}	Serial interface input low	DP_PULLDOWN asserted			8.0	V
V_{TH}	Switching threshold		0.8		2	V



6.9 Pullup/Pulldown Resistors

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
RPUI	Bus pullup resistor on upstream port (idle bus)	Bus idle	0.9	1.1	1.575	kΩ
RPUA	Bus pullup resistor on upstream port (receiving)	Bus driven/driver's outputs unloaded	1.425	2.2	3.09	
VIHZ	High (floating)	Pullups/pulldowns on both DP and DM lines	2.7		3.6	V
VPH_DP_UP	Phone D+ pullup voltage	Driver's outputs unloaded	3	3.3	3.6	V
	Pulldown resistors					
RPH_DP_DWN	Phone D+/- pulldown	Driver's outputs unloaded	14.25	18	24.8	kΩ
RPH_DM_DWN						
V _{IHZ}	High (floating)	Pullups/pulldowns on both DP and DM lines	2.7		3.6	V
	D+/- Data line					
C _{INUB}	Upstream facing port	[1.0]		22	75	pF
V _{OTG_DATA_LKG}	On-the-go device leakage	[2]			0.342	V
Z _{INP}	Input impedance exclusive of pullup/pulldown	Driver's outputs unloaded	300			kΩ

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



6.10 OTG Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		COM	MENTS	MIN	TYP	MAX	UNIT
0	OTG V _{BUS} Electrical						
V _{BUS} Comparator	rs	•	•			•	
VA_SESS_VLD	A-device session valid			0.8	1.4	2.0	V
VA_VBUS_VLD	A-device V _{BUS} valid			4.4	4.5	4.625	V
VB_SESS_END	B-device session end			0.2	0.5	0.8	V
VB_SESS_VLD	B-device session valid			2.1	2.4	2.7	V
V _{BUS} Line							
RA_BUS_IN	A-device V _{BUS} input impedance to ground	SRP (V_{BUS} pulsing) cap V_{BUS}	able A-device not driving	40	70	100	kΩ
RB_SRP_DWN	B-device V _{BUS} SRP pulldown	5.25 V / 8 mA, Pullup vo	oltage = 3 V	0.656	10		kΩ
RB_SRP_UP	B-device V _{BUS} SRP pullup	(5.25 V – 3 V) / 8 mA, P	Pullup voltage = 3 V	0.281	1	2	kΩ
			$RV_{BUS} = 0 \Omega$ and R1KSERIES = '0'			31.4	l
	B-device V _{BUS} SRP rise time maximum for OTG-A	0 to 2.1 V with < 13 μF	$RV_{BUS} = 1000 \Omega \pm 10\%$ and R1KSERIES = '1'			57.8	
^t RISE_SRP_UP_MAX	communication	load	RV_{BUS} = 1200 Ω ±10% and R1KSERIES = '1'			64	ms
			RV_{BUS} = 1800 Ω ±10% and R1KSERIES = '1'			85.4	ı
			$RV_{BUS} = 0 \Omega$ and R1KSERIES = '0'	46.2			
	B-device V _{BUS} SRP rise time minimum for standard host	0.8 to 2 V with > 97 μF	$RV_{BUS} = 1000 \Omega \pm 10\%$ and R1KSERIES = '1'	96			
^t RISE_SRP_UP_MIN	connection	load	RV_{BUS} = 1200 Ω ±10% and R1KSERIES = '1'	100			ms
			$RV_{BUS} = 1800 \Omega \pm 10\%$ and R1KSERIES = '1'	100			ı

Table 1. OTG ID Electrical

	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
ID Comparators -	- ID External Resistors Specification	ons			•	
R _{ID_GND}	ID ground comparator	ID_GND interrupt	12	20	28	kΩ
R _{ID_FLOAT}	ID Float comparator	ID_FLOAT interrupt	200		500	kΩ
	ID Line					
R _{PH_ID_UP}	Phone ID pullup to VPH_ID_UP	ID unloaded (V _{RUSB})	70	90	286	kΩ
$VP_{H_ID_UP}$	Phone ID pullup voltage	Connected to V _{RUSB}	2.5		3.2	٧
	ID line maximum voltage				5.25	٧



6.11 Power Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DD33} Inter	rnal LDO Regulator Charac	teristics					
V _{INVDD33}	Input voltage	V _{BAT} USB		V _{VDD33} typ + 0.2	3.6	4.5	V
			VUSB3V3_VSEL = '000	2.4	2.5	2.6	
			VUSB3V3_VSEL = '001	2.65	2.75	2.85	
		VUSB3V3_VSEL = '010	2.9	3.0	3.1		
\ /		ON made	VUSB3V3_VSEL = '011 (default)	3.0	3.1	3.2	.,
V _{VDD33} Output	Output voltage	ON mode,	VUSB3V3_VSEL = '100	3.1	3.2	3.3	V
			VUSB3V3_VSEL = '101	3.2	3.3	3.4	
			VUSB3V3_VSEL = '110	3.3	3.4	3.5	
			VUSB3V3_VSEL = '111	3.4	3.5	3.6	
	Data d autout aumant	\/ LICD	Active mode			15	A
I _{VDD33}	Rated output current	V _{BAT} USB	Suspend/reset mode			1	mA
V _{DD15} Inter	rnal LDO Regulator Charac	teristics		•			
V _{IN VDD15}	Input voltage		On mode, V _{IN VDD15} = V _{BAT}	2.7	3.6	4.5	V
V _{VDD15}	Output voltage		V _{INVDD15 min} – V _{INVDD15 max}	1.45	1.56	1.65	V
I _{VDD15}	Rated output current		On mode			30	mA

6.12 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Electrica	al Characteristics: Clock Input				<u> </u>		
	Clock input duty cycle		40		60%		
f _{CLK}	Clock nominal frequency			60		MHz	
	Clock input rise/fall time	In % of clock period t _{CLK} (= 1/f _{CLK})			10%		
	Clock input frequency accuracy				250	ppm	
	Clock input integrated jitter				600	ps rms	
Electrica	al Characteristics: REFCLK						
	REFCLK input duty cycle		40		60%		
,	DEEOUK : IK	When CFG pin is tied to GND		19.2			
f _{REFCLK}	REFCLK nominal frequency	When CFG pin is tied to V _{DDIO}		26		MHz	
	REFCLK input rise/fall time	In % of clock period t _{REFCLK} (= 1/f _{REFCLK})			20%		
	REFCLK input frequency accuracy				250	ppm	
	REFCLK input integrated jitter				600	ps rms	
	REFCLK HIZ Leakage current				3	^	
-	REFCLK HIZ Leakage current		-3			μA	
Digital I	O Electrical Characteristics: CLOCK				1		
t _r	Rise time	Frequency = 60 MHz, Load = 10 pF			1	ns	
t _f	Fall time	Frequency = 30 MHz, Load = 10 pF			1	ns	
Digital I	O Electrical Characteristics: STP, DI	R, NXT, DATA0 to DATA7					
t _r	Rise time				1	ns	
t _f	Fall time	Frequency = 30 MHz, Load = 10 pF			1	ns	



6.13 Timing Requirements

	PARAMETER		СК	OUTPUT CLOCK		UNIT
			MAX	MIN	MAX	UNII
ULPI Interface	Timing	•				
t _{SC} , t _{SD}	Set-up time (control in, 8-bit data in)		3		6	ns
t _{SC} , t _{HD}	Hold time (control in, 8-bit data in)	1.5		0		ns
t _{DC} , t _{DD}	Output delay (control out, 8-bit data out)		6		9	ns
USB UART Int	erface Timing					
t _{PH_DP_CON}	Phone D+ connect time	100				ms
t _{PH_DISC_DET}	Phone D+ disconnect time	150				ms
f _{UART_DFLT}	Default UART signaling rate (typical rate)		9600			bps




Figure 1. TUSB1210-Q1 Power-Up Timing (ULPI Clock Input Mode)

Table 2. Timers and Debounce

	PARAMETER	COMMENTS	MIN	TYP	MAX	UNIT
t _{DEL_CS_SUPPLYOK}	Chip-select-to-supplies OK delay			2.84	4.10	ms
t _{DEL_RST_DIR}	RESETB to PHY PLL locked and DIR falling- edge delay			0.54	0.647	ms
t _{VBBDET}	V _{BAT} detection delay			10		μs
t _{BGAP}	Bandgap power-on delay			2		ms
t _{PWONVDD15}	V _{DD15} power-on delay			100		μs
t _{PWONCK32K}	32-KHz RC-OSC power-on delay			125		μs
t _{DELRSTPWR}	Power control reset delay			61		μs
t _{DELMNTRVIOEN}	Monitor enable delay			91.5		μs
t _{MNTR}	Supply monitoring debounce			183.1		μs
t _{DELVDD33EN}	V _{DD33} LDO enable delay			93.75		μs
t _{DELRESETB}	RESETB internal delay			244.1		μs
t _{PLL}	PLL lock time			300		μs



6.13.1 Timing Parameter Definitions

The timing parameter symbols used in the timing requirement and switching characteristic tables are created in accordance with JEDEC Standard 100. To shorten the symbols, some pin names and other related terminologies have been abbreviated as shown in Table 3.

Table 3. Timing Parameter Definitions

	LOWERCASE SUBSCRIPTS
SYMBOL	PARAMETER
С	Cycle time (period)
D	Delay time
Dis	Disable time
En	Enable time
Н	Hold time
Su	Setup time
START	Start bit
Т	Transition time
V	Valid time
W	Pulse duration (width)
X	Unknown, changing, or don't care level
Н	High
L	Low
V	Valid
IV	Invalid
AE	Active edge
FE	First edge
LE	Last edge
Z	High impedance

6.13.2 Interface Target Frequencies


Table 4 assumes testing over the recommended operating conditions.

Table 4. TUSB1210-Q1 Interface Target Frequencies

IO INTERFACE	INTERFACE	EDESIGNATION	TARGET FREQUENCY 1.5 V
		High speed	480 Mbits/s
USB	Universal serial bus	Full speed	12 Mbits/s
		Low speed	1.5 Mbits/s



6.14 Typical Characteristics



Submit Documentation Feedback



7 Detailed Description

7.1 Overview

The TUSB1210-Q1 is a USB2.0 transceiver chip, designed to interface with a USB controller via a ULPI interface. It supports all USB2.0 data rates High-Speed, Full-Speed, and Low-Speed. Compliant to both Host and Peripheral (OTG) modes. It additionally supports a UART mode and legacy ULPI serial modes. TUSB1210-Q1 Integrates a 3.3-V LDO, which makes it flexible to work with either battery operated systems or pure 3.3 V supplied systems. Also, it has an integrated PLL Supporting 2 Clock Frequencies 19.2 MHz/26 MHz. The ULPI clock pin (60 MHz) supports both input and output clock configurations. TUSB1210-Q1 has low power consumption, optimized for portable devices, and complete USB OTG Physical Front-End that supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP).

TUSB1210-Q1 is optimized to be interfaced through a 12-pin SDR UTMI Low Pin Interface (ULPI), supporting both input clock and output clock modes, with 1.8 V interface supply voltage.


TUSB1210-Q1 integrates a 3.3 V LDO, which makes it flexible to work with either battery operated systems or pure 3.3 V supplied systems. Both the main supply and the 3.3 V power domain can be supplied through an external switched-mode converter for optimized power efficiency.

TUSB1210-Q1 includes a POR circuit to detect supply presence on V_{BAT} and V_{DDIO} pins. TUSB1210-Q1 can be disabled or configured in low power mode for energy saving.

TUSB1210-Q1 is protected against accidental shorts to 5 V or ground on its exposed interface (DP/DM/ID). It is also protected against up to 20 V surges on V_{BUS} .

TUSB1210-Q1 integrates a high-performance low-jitter 480 MHz PLL and supports two clock configurations. Depending on the required link configuration, TUSB1210-Q1 supports both ULPI input and output clock mode: input clock mode, in which case a square-wave 60 MHz clock is provided to TUSB1210-Q1 at the ULPI interface CLOCK pin; and output clock mode in which case TUSB1210-Q1 can accept a square-wave reference clock at REFCLK of either 19.2 MHz, 26 MHz. Frequency is indicated to TUSB1210-Q1 via the configuration pin CFG. This can be useful if a reference clock is already available in the system.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Processor Subsystem

7.3.1.1 Clock Specifications

7.3.1.1.1 USB PLL Reference Clock

The USB PLL block generates the clocks used to synchronize:

- the ULPI interface (60 MHz clock)
- the USB interface (depending on the USB data rate, 480 Mbps, 12 Mbps or 1.5 Mbps)

TUSB1210-Q1 requires an external reference clock which is used as an input to the 480 MHz USB PLL block. Depending on the clock configuration, this reference clock can be provided either at REFCLK pin or at CLOCK pin. By default CLK pin is configured as an input.

Two clock configurations are possible:

- Input clock configuration (see ULPI Input Clock Configuration)
- Output clock configuration (see ULPI Output Clock Configuration)

7.3.1.1.2 ULPI Input Clock Configuration

In this mode REFCLK must be externally tied to GND. CLOCK remains configured as an input.

When the ULPI interface is used in input clock configuration, that is, the 60 MHz ULPI clock is provided to TUSB1210-Q1 on Clock pin, then this is used as the reference clock for the 480 MHz USB PLL block. See *Switching Characteristics*.

7.3.1.1.3 ULPI Output Clock Configuration

In this mode a reference clock must be externally provided on REFCLK pin When an input clock is detected on REFCLK pin then CLK will automatically change to an output, i.e., 60 MHz ULPI clock is output by TUSB1210-Q1 on CLK pin.

Two reference clock input frequencies are supported. REFCLK input frequency is communicated to TUSB1210-Q1 via a configuration pin, CFG, see f_{REFCLK} in Table 11 for frequency correspondence. TUSB1210-Q1 supports square-wave reference clock input only. Reference clock input must be square-wave of amplitude in the range 3 V to 3.6 V. See *Switching Characteristics*.

7.3.1.1.4 Clock 32 kHz

An internal clock generator running at 32 kHz has been implemented to provide a low-speed, low-power clock to the system See *Clock* 32 *kHz*

7.3.1.1.5 Reset

All logic is reset if CS = 0 or V_{BAT} are not present.

All logic (except 32 kHz logic) is reset if V_{DDIO} is not present.

PHY logic is reset when any supplies are not present (V_{DDIO} , V_{DD15} , V_{DD18} , V_{DD33}) or if RESETB pin is low.

TUSB1210-Q1 may be reset manually by toggling the RESETB pin to GND for at lease 200 ns.

If manual reset via RESETB is not required then RESETB pin may be tied to V_{DDIO} permanently.

7.3.1.2 USB Transceiver

The TUSB1210-Q1 device includes a universal serial bus (USB) on-the-go (OTG) transceiver that supports USB 480 Mb/s high-speed (HS), 12 Mb/s full-speed (FS), and USB 1.5 Mb/s low-speed (LS) through a 12-pin UTMI+low pin interface (ULPI).



Feature Description (continued)

NOTE

LS device mode is not allowed by a USB2.0 HS capable PHY, therefore it is not supported by TUSB1210-Q1. This is stated in USB2.0 standard Chapter 7, page 119, second paragraph: "A high-speed capable upstream facing transceiver must not support low-speed signaling mode.." There is also some related commentary in Chapter 7.1.2.3.

7.3.1.2.1 PHY Electrical Characteristics

The PHY is the physical signaling layer of the USB 2.0. It essentially contains all the drivers and receivers required for physical data and protocol signaling on the DP and DM lines.

The PHY interfaces to the USB controller through a standard 12-pin digital interface called UTMI+ low pin interface (ULPI).

The transmitters and receivers inside the PHY are classified into two main classes.

- The full-speed (FS) and low-speed (LS) transceivers. These are the legacy USB1.x transceivers.
- The HS (HS) transceivers

In order to bias the transistors and run the logic, the PHY also contains reference generation circuitry which consists of:

- A DPLL which does a frequency multiplication to achieve the 480-MHz low-jitter lock necessary for USB and also the clock required for the switched capacitor resistance block.
- A switched capacitor resistance block which is used to replicate an external resistor on chip.

Built-in pullup and pulldown resistors are used as part of the protocol signaling.

Apart from this, the PHY also contains circuitry which protects it from accidental 5-V short on the DP and DM lines.

7.3.1.2.1.1 LS/FS Single-Ended Receivers

In addition to the differential receiver, there is a single-ended receiver (SE-, SE+) for each of the two data lines D+/-. The main purpose of the single-ended receivers is to qualify the D+ and D- signals in the full-speed/low-speed modes of operation. See *PHY Electrical Characteristics*.

7.3.1.2.1.2 LS/FS Differential Receiver

A differential input receiver (Rx) retrieves the LS/FS differential data signaling. The differential voltage on the line is converted into digital data by a differential comparator on DP/DM. This data is then sent to a clock and data recovery circuit which recovers the clock from the data. An additional serial mode exists in which the differential data is directly output on the RXRCV pin. See *Switching Characteristics*.

7.3.1.2.1.3 LS/FS Transmitter

The USB transceiver (Tx) uses a differential output driver to drive the USB data signal D+/- onto the USB cable. The driver's outputs support 3-state operation to achieve bidirectional half-duplex transactions. See *Switching Characteristics*.

7.3.1.2.1.4 HS Differential Receiver

The HS receiver consists of the following blocks:

A differential input comparator to receive the serial data

- A squelch detector to qualify the received data
- An oversampler-based clock data recovery scheme followed by a NRZI decoder, bit unstuffing, and serial-to-parallel converter to generate the ULPI DATAOUT
 See Switching Characteristics.



Feature Description (continued)

7.3.1.2.1.5 HS Differential Transmitter

The HS transmitter is always operated via the ULPI parallel interface. The parallel data on the interface is serialized, bit stuffed, NRZI encoded, and transmitted as a dc output current on DP or DM depending on the data. Each line has an effective $22.5-\Omega$ load to ground, which generates the voltage levels for signaling.

A disconnect detector is also part of the HS transmitter. A disconnect on the far end of the cable causes the impedance seen by the transmitter to double thereby doubling the differential amplitude seen on the DP/DM lines of *Switching Characteristics*.

7.3.1.2.1.6 UART Transceiver

In this mode, the ULPI data bus is redefined as a 2-pin UART interface, which exchanges data through a direct access to the FS/LS analog transmitter and receiver. See *Switching Characteristics*.




Figure 4. USB UART Data Flow

7.3.1.2.2 OTG Characteristics

The on-the-go (OTG) block integrates three main functions:

- The USB plug detection function on V_{BUS} and ID
- · The ID resistor detection
- The V_{BUS} level detection

See OTG Electrical Characteristics.



7.4 Device Functional Modes

7.4.1 TUSB1210-Q1 Modes vs ULPI Pin Status

Table 5, Table 6, and Table 7 show the status of each of the 12 ULPI pins including input/output direction and whether output pins are driven to '0' or to '1', or pulled up/pulled down via internal pullup/pulldown resistors.

Note that pullup/pulldown resistors are automatically replaced by driven '1'/'0' levels respectively once internal IORST is released, with the exception of the pullup on STP which is maintained in all modes.

Pin assignment changes in ULPI 3-pin serial mode, ULPI 6-pin serial mode, and UART mode. Unused pins are tied low in these modes as shown below.

Table 5. TUSB1210-Q1 Modes vs ULPI Pin Status: ULPI Synchronous Mode Power-Up

				ULPI SYN	NCHRONOUS	MODE POWE	R-UP		
		UNTIL IORST RELEASE		PLL O	PLL OFF		STP HIGH	PLL ON + STP LOW	
PIN NO.	PIN NAME	DIR	PU/PD	DIR	PU/PD	DIR	PU/PD	DIR	PU/PD
26	CLOCK	Hiz	PD	1	PD	Ю	-	Ю	-
31	DIR	Hiz	PU	O, ('1')	-	O, ('0')	-	0	-
2	NXT	Hiz	PD	O, ('0')	-	O, ('0')	-	0	-
29	STP	Hiz	PU	ı	PU	I	PU	I	PU
3	DATA0	Hiz	PD	O, ('0')	-	I	PD	Ю	-
4	DATA1	Hiz	PD	O, ('0')	-	I	PD	Ю	-
5	DATA2	Hiz	PD	O, ('0')	-	I	PD	Ю	-
6	DATA3	Hiz	PD	O, ('0')	-	I	PD	Ю	-
7	DATA4	Hiz	PD	O, ('0')	-	I	PD	Ю	-
9	DATA5	Hiz	PD	O, ('0')	-	I	PD	Ю	-
10	DATA6	Hiz	PD	O, ('0')	-	I	PD	Ю	-
13	DATA7	Hiz	PD	O, ('0')	-	I	PD	Ю	-

Table 6. TUSB1210-Q1 Modes vs ULPI Pin Status: USB Suspend Mode

		SUSPEN	D MODE		IMENDED SETTING DURING ND MODE
PIN NO.	PIN NAME	DIR	PU/PD	DIR	PU/PD
26	CLOCK	1	-	0	-
31	DIR	O, ('1')	-	I	-
2	NXT	O, ('0')	-	I	-
29	STP	1	PU ⁽¹⁾	O, ('0')	-
3	DATA0	O, (LINESTATE0)	-	I	-
4	DATA1	O, (LINESTATE1)	-	I	-
5	DATA2	O, ('0')	-	I	-
6	DATA3	O, (INT)	-	I	-
7	DATA4	O, ('0')	-	I	-
9	DATA5	O, ('0')	-	I	-
10	DATA6	O, ('0')	-	I	-
13	DATA7	O, ('0')	-	I	-

(1) Can be disabled by software before entering Suspend Mode to reduce current consumption



Table 7. TUSB1210-Q1 Modes vs ULPI Pin Status: ULPI 6-Pin Serial Mode and UART Mode

	ULPI 6-PII	ULPI 6-PIN SERIAL MODE			N SERIAL M	ODE	UART MODE			
PIN NO.	PIN NAME	DIR	PU/PD	PIN NAME	DIR	PU/PD	PIN NAME	DIR	PU/PD	
26	CLOCK (1)	Ю	-	CLOCK (1)	Ю	-	CLOCK (1)	Ю	-	
31	DIR	0	-	DIR	0	-	DIR	0	-	
2	NXT	0	-	NXT	0	-	NXT	0	-	
29	STP	I	PU	STP	I	PU	STP	I	PU	
3	TX_ENABLE	I	-	TX_ENABLE	I	-	TXD	I	-	
4	TX_DAT	I	-	DAT	Ю	-	RXD	Ю	-	
5	TX_SE0	I	-	SE0	Ю	-	tie low	0	-	
6	INT	0	-	INT	0	-	INT	0	-	
7	RX_DP	0	-	tie low	0	-	tie low	0	-	
9	RX_DM	0	-	tie low	0	-	tie low	0	-	
10	RX_RCV	0	-	tie low	0	-	tie low	0	-	
13	tie low	0	-	tie low	0	-	tie low	0	-	



7.5 Register Map

Table 8. USB Register Summary

REGISTER NAME	TYPE	REGISTER WIDTH (BITS)	PHYSICAL ADDRESS
VENDOR_ID_LO	R	8	0x00
VENDOR_ID_HI	R	8	0x01
PRODUCT_ID_LO	R	8	0x02
PRODUCT_ID_HI	R	8	0x03
FUNC_CTRL	RW	8	0x04
FUNC_CTRL_SET	RW	8	0x05
FUNC_CTRL_CLR	RW	8	0x06
IFC_CTRL	RW	8	0x07
IFC_CTRL_SET	RW	8	0x08
IFC_CTRL_CLR	RW	8	0x09
OTG_CTRL	RW	8	0x0A
OTG_CTRL_SET	RW	8	0x0B
OTG_CTRL_CLR	RW	8	0x0C
USB_INT_EN_RISE	RW	8	0x0D
USB_INT_EN_RISE_SET	RW	8	0x0E
USB_INT_EN_RISE_CLR	RW	8	0x0F
USB_INT_EN_FALL	RW	8	0x10
USB_INT_EN_FALL_SET	RW	8	0x11
USB_INT_EN_FALL_CLR	RW	8	0x12
USB_INT_STS	R	8	0x13
USB_INT_LATCH	R	8	0x14
DEBUG	R	8	0x15
SCRATCH_REG	RW	8	0x16
SCRATCH_REG_SET	RW	8	0x17
SCRATCH_REG_CLR	RW	8	0x18
Reserved	R	8	0x19 0x2E
ACCESS_EXT_REG_SET	RW	8	0x2F
Reserved	R	8	0x30 0x3C
VENDOR_SPECIFIC1	RW	8	0x3D
VENDOR_SPECIFIC1_SET	RW	8	0x3E
VENDOR_SPECIFIC1_CLR	RW	8	0x3F
VENDOR_SPECIFIC2	RW	8	0x80
VENDOR_SPECIFIC2_SET	RW	8	0x81
VENDOR_SPECIFIC2_CLR	RW	8	0x82
VENDOR_SPECIFIC1_STS	R	8	0x83
VENDOR_SPECIFIC1_LATCH	R	8	0x84
VENDOR_SPECIFIC3	RW	8	0x85
VENDOR_SPECIFIC3_SET	RW	8	0x86
VENDOR_SPECIFIC3_CLR	RW	8	0x87

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



7.5.1 VENDOR_ID_LO

ADDRESS OFFS	SET	0x00	0x00								
PHYSICAL ADD	RESS	0x00	0x00 INSTANCE USB_SCUSB								
DESCRIPTION		Lower byte of ver	Lower byte of vendor ID supplied by USB-IF (TI Vendor ID = 0x0451)								
TYPE		R									
WRITE LATENCE	Υ										
7	6	5	4	3	2	1	0				
			VEND	OR_ID							
BITS		FIELD NAME DESCRIPTION			TYPE		RESET				
7:00		VENDOR_ID			R		0x51				

7.5.2 VENDOR_ID_HI

ADDRESS OFFS	SET	0x01								
PHYSICAL ADD	RESS	0x01	0x01 INSTANCE USB_SCUSB							
DESCRIPTION Upper byte of vendor ID supplied by USB-IF (TI Vendor ID = 0x0451)										
TYPE		R								
WRITE LATENCE	Υ									
7	6	5	5 4 3 2 1 0							
			VEND	OR_ID						
BITS		FIELD NAME DESCRIPT		RIPTION	TYPE		RESET			
7:00		VEN DOR_ID			R		0x04			

7.5.3 PRODUCT_ID_LO

ADDRESS OFFS	SET	0x02								
PHYSICAL ADD	RESS	0x02	0x02 INSTANCE USB_SCUSB							
DESCRIPTION		Lower byte of Pro	duct ID supplied	by Vendor (TUSB	1210-Q1 Product	ID is 0x1507).				
TYPE		R								
WRITE LATENCE	Υ									
7	6	5	4	3	2	1	0			
			PROD	UCT_ID						
BITS		FIELD NAME DESCRIPTION			TYPE		RESET			
7:00		PRODUCT_ID			R 0x0					



7.5.4 PRODUCT_ID_HI

ADDRESS OFFS	SET	0x03							
PHYSICAL ADD	RESS	0x03	x03 INSTANCE USB_SCUSB						
DESCRIPTION		1210-Q1 Product	ID is 0x1507).						
TYPE		R							
WRITE LATENCE	Υ								
7	6	5	4	3	2	1	0		
			PRODU	JCT_ID					
BITS		FIELD NAME DESCRIPTION			TYPE		RESET		
7:00		PRODUCT_ID			R		0x15		

7.5.5 FUNC_CTRL

ADDRES	SS OFFS	SET		0x04								
PHYSIC	AL ADD	RESS		0x04		IN	ISTANC	E USB_SCUS	SB			
DESCRI	IPTION			Controls UTMI fu	trols UTMI function settings of the PHY.							
TYPE				RW	<u> </u>							
WRITE I	LATENC	Υ										
7	,	6		5	4	3		2		1	0	
Rese	rved	SUSPEND	M	RESET	OPM	IODE		TERMSELECT		XCVRS	ELECT	
BITS	FIEL	D NAME			DESCR	IPTION	,			TYPE	RESET	
7	Reserved								R	0		
6	SUSPE	ENDM	Mod	ve low PHY suspende the PHY power inparators, and the when Low Power	down all blocks e	except the fo	ull speed	d receiver, OTG	oit	RW	1	
5	RESET		Onc rese asse	ster set. ce set, the PHY as et is completed, the erting DIR, the PH	re high transceiver reset. Does not reset the ULPI interface or ULPI ster set. e set, the PHY asserts the DIR signal and reset the UTMI core. When the t is completed, the PHY de-asserts DIR and clears this bit. After de-irting DIR, the PHY re-assert DIR and send an RX command update. e: This bit is auto-cleared, this explain why it can't be read at '1'.						0	
4:03				Normal operatNon-drivingDisable bit-stu	Non-driving Disable bit-stuff and NRZI encoding						0x0	
2	TERMSELECT Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown.							ns.	RW	0		
1:00	XCVRS	BELECT	Sele 0x0 0x1 0x2 0x3	Enable FS transceiver Enable LS transceiver							0x1	

7.5.6 FUNC_CTRL_SET

ADDRESS OFFSET	0x05		
PHYSICAL ADDRESS	0x05	INSTANCE	USB_SCUSB



DESCRIPTION			This register doe	sn't physically exi	st.					
			It is the same as the func_ctrl register with read/set-only property (write '1' to set a particular bit, a write '0' has no-action).							
TYPE			RW							
WRITE LATENC	Υ									
7	6		5	4	3	2	1	0		
Reserved	SUSPEN	NDM	RESET	OPM	ODE	TERMSELECT	XCVR	XCVRSELECT		
BITS			FIELD NAME	DESCR	IPTION	TYPE		RESET		
7			Reserved			R		0		
6			SUSPENDM	1		RW		1		
5			RESET			RW		0		
4:03			OPMODE			RW		0x0		
2		7	TERMSELECT			RW		0		
1:00)	XCVRSELECT			RW		0x1		

7.5.7 FUNC_CTRL_CLR

ADDRESS OFFSET 0x06									
PHYSICAL ADD	RESS		0x06		INSTANCE		USB_SCI	USB	
DESCRIPTION			This register doesn't physically exist.						
			It is the same as the func_ctrl register with read/clear-only property (write '1' to clear a particular bit, a write '0' has no-action).						
TYPE			RW						
WRITE LATENC	Υ								
7	6		5	4	4 3		1		0
Reserved	SUSPEN	IDM	RESET	OPM	IODE	TERMSELECT		XCVRSI	ELECT
BITS			FIELD NAME	DESCR	RIPTION	TYPE		F	RESET
7			Reserved			R			0
6			SUSPENDM			RW		1	
5			RESET			RW		0	
4:03			OPMODE			RW		0x0	
2			TERMSELECT			RW		0	
1:00			XCVRSELECT			RW			0x1



7.5.8 IFC_CTRL

ADDRESS	S OFFS	SET	0x0	7								
PHYSICA	L ADD	RESS	0x07	7		INSTANCE		USB_SCUS	В			
DESCRIP	TION		Ena	bles alternati	ve interfaces and	PHY features.						
TYPE			RW									
WRITE LA	ATENC	Υ										
7		6		5	4	3	2	1	0)		
INTERFACE ROTECT_BLE	DISA	INDICATORPA SSTHRU		DICATORCO PLEMENT AUTORESUME CLOCKSUSPE NDM CARKITMODE FSLSSERIA ODE_3P								
BITS	BITS FIELD NAME					DESCRIPTION			TYP	E	RESET	
7	INTER BLE	FACE_PROTECT_I	DISA	Controls circuitry built into the PHY for protecting the ULPI interface when the link tristates stp and data. 0b: Enables the interface protect circuit 1b: Disables the interface protect circuit							0	
6	INDICA	ATORPASSTHRU		Controls whe comparator b	ther the complement refore being used in the content output signal is	t output is qualified we the VBUS State in the qualified with the inte	ne RXCMD. ernal VBUSVALID co	omparator.	RW	,	0	
5	INDICA	ATORCOMPLEMEN	IT	 1b: Complement output signal is not qualified with the internal VBUSVALID comparator. Tells the PHY to invert EXTERNALVBUSINDICATOR input signal, generating the complement output. 							0	
				0b: PHY will not invert signal EXTERNALVBUSINDICATOR (default) 1b: PHY will invert signal EXTERNALVBUSINDICATOR								
4	AUTOF	RESUME			PHY to automatically				RW		1	
					specification 7.1.7.7		, ,					
				0 = AutoResume disabled								
				1 = AutoResume enabled (default)								
3	CLOCK	KSUSPENDM		Active low clock suspend. Valid only in Serial Modes. Powers down the internal clock circuitry only. Valid only when SuspendM = 1b. The PHY must ignore ClockSuspend when SuspendM = 0b. By default, the clock will not be powered in Serial and Carkit Modes.							0	
				0b : Clock wi	Il not be powered in	Serial and UART Mo	odes.					
				1b : Clock wi	II be powered in Seri	al and UART Modes	S.					
2	CARKI	TMODE			ULPI interface to UA mode is exited.	ART interface. The P	PHY automatically cle	ear this field	RW	'	0	
				0b: UART dis	sabled.							
				1b: Enable se	erial UART mode.							
1	FSLSS	SERIALMODE_3PIN	I	_	ULPI interface to 3-				RW	'	0	
				The PHY mu								
				0b: FS/LS packets are sent using parallel interface								
_				1b: FS/LS packets are sent using 4-pin serial interface								
0	FSLSS	SERIALMODE_6PIN	Changes the ULPI interface to 6-pin Serial. The PHY must automatically clear this field when serial mode is exited.							'	0	
					•		al mode is exited.					
					ckets are sent using	•						
				1b: FS/LS pa	ckets are sent using	6-pin serial interface	е					

7.5.9 IFC_CTRL_SET

ADDRESS OFFSET	0x08)x08						
PHYSICAL ADDRESS	0x08	INSTANCE	USB_SCUSB					
DESCRIPTION		This register doesn't physically exist. It is the same as the ifc_ctrl register with read/set-only property (write '1' to set a particular bit, a write '0'						
	has no-action).		•					
TYPE	RW	RW						
WRITE LATENCY								





7	6	5		4	3		2 1		0
INTERFACE_ ROTECT_DIS BLE		INDICATORCO MPLEMENT	AUTOF	DRESUME CLOCKSUSPE NDM		CAR	CARKITMODE FSLSSERIA ODE_3PI		FSLSSERIALM ODE_6PIN
BITS	FIEL	D NAME		ı	DESCRIPTION	•	TY	/PE	RESET
7	INTERFACE_P	ROTECT_DISABI	LE				F	RW	0
6	INDICATO	DRPASSTHRU					F	RW	0
5	INDICATOR	RCOMPLEMENT					F	RW	0
4	AUTO	DRESUME					F	RW	1
3	CLOCK	SUSPENDM					F	RW	0
2	CARI	KITMODE					F	RW	0
1	FSLSSERI					F	RW	0	
0	FSLSSERI	ALMODE_6PIN						R	0



7.5.10 IFC_CTRL_CLR

ADDRESS C	OFFSI	ET	0x09						
PHYSICAL A	ADDR	RESS	0x09		INSTANCE		USB_SCUSB		
DESCRIPTION	ON		This register doe	sn't physically exi	st.		I.		
			It is the same a write '0' has no-a		ctrl register with read/clear-only property (write '1' to clear a particular				
TYPE			RW						
WRITE LAT	ENCY	1							
7 6			5	4	3	2	1	0	
INTERFACE ROTECT_DI BLE		IN DICATORPAS STHRU	INDICATORCO MPLEMENT	AUTORESUME	CLOCKSUSPE NDM	CARKITMODE	FSLSSERIALM ODE_3PIN	FSLSSERIALM ODE_6PIN	
BITS		FII	ELD NAME		DESCR	IPTION	TYPE	RESET	
7		INTERFACE_	_PROTECT_DISA	BLE			RW	0	
6		INDICA.	TORPASSTHRU				RW	0	
5		INDICATO	ORCOMPLEMEN'	Т			RW	0	
4		AU ⁻	TORESUME				RW	1	
3	CLOCKSUSPENDM						RW	0	
2	CARKITMODE						RW	0	
1		FSLSSE	RIALMODE_3PIN	I			RW	0	
0		FSLSSE	RIALMODE_6PIN	ı			R	0	

Product Folder Links: TUSB1210-Q1

Submit Documentation Feedback



7.5.11 OTG_CTRL

ADDRE	ADDRESS OFFSET PHYSICAL ADDRESS										
PHYSIC	CAL ADD	RESS	0x0A			INSTANCE		USB.	_SCUSB		
DESCF	RIPTION		Controls	UTMI+	OTG functions of	the PHY.					
TYPE			RW								
WRITE	LATENC	Υ									
	7	6	5	5	4	3	2		1	0	
LVBUS	XTERNA SINDICA OR	DRVVBUSEXT ERNAL	DRVV	/BUS	CHRGVBUS	DISCHRGVBU S	DMPULLDOW N	W DPPULLDOWN IDPUL			
BITS		FIELD NAME			Г	DESCRIPTION	I		TYPE	RESET	
7	USEEXTE R	ERNALVBUSINDIC <i>A</i>	0b: indi	Use the in icator (def	nternal OTG compar	`	ndicator. D) or internal VBUS	valid	RW	0	
6	DRVVBU	SEXTERNAL	Sel-	ects betwee	een the internal and PEN) is disabled (ou	the external 5 V VBI	US supply. SB1210-Q1 does no	t	RW	0	
			1b:	Pin17 (Cf	nal VBUS supply. PEN) is set to '1' (ou 7 (CPEN) is disabled						
5	DRVVBU	S	VBI	US output	control bit				RW 0		
			0b :	0b : do not drive VBUS							
			1b	: drive 5V	on VBUS						
				o set Pin1			s must be set to 1 in able an external VBL				
4	CHRGVB	US	first	Charge VBUS through a resistor. Used for VBUS pulsing SRP. The Link must first check that VBUS has been discharged (see DischrgVbus register bit), and that both D+ and D- data lines have been low (SE0) for 2ms.						0	
			0b	: do not ch	narge VBUS						
			1b :	: charge V							
3	DISCHRO	SVBUS	RX	Discharge VBUS through a resistor. If the Link sets this bit to 1, it waits for an RX CMD indicating SessEnd has transitioned from 0 to 1, and then resets this bit to 0 to stop the discharge.						0	
			0b	: do not di	scharge VBUS						
			1b	: discharg	e VBUS						
2	DMPULLI	OOWN	Ena	ables the 1	15k Ohm pull-down i	esistor on D			RW	1	
	0b : Pull-down resistor not connected to D										
	1b : Pull-down resistor connected to D										
1	DPPULLE	OOWN	Ena	ables the 1	15k Ohm pull-down i	esistor on D+.			RW	1	
			0b	: Pull-dow	n resistor not conne	cted to D+.					
			1b	: Pull-dow	n resistor connected	I to D+.					
0	IDPULLU	Р	Cor	Connects a pull-up to the ID line and enables sampling of the signal level.					RW	0	
			0b	0b : Disable sampling of ID line.							
			1b	: Enable s	ampling of ID line.						

7.5.12 OTG_CTRL_SET

ADDRESS OFFSET	0x0B	0x0B							
PHYSICAL ADDRESS	0x0B	INSTANCE	USB_SCUSB						
DESCRIPTION	This register doesn't physically exilt is the same as the otg_ctrl regis '0' has no-action).	st. ster with read/set-only property (wri	te '1' to set a particular bit, a write						
TYPE	RW								
WRITE LATENCY									



7	6	5	4	3	2	1	0
USEEXTERNA LVBUSINDICA TOR	DRVVBUSEXT ERNAL	DRVVBUS	CHRGVBUS	DISCHRGVBU S	DMPULLDOW N	DPPULLDOWN	IDPULLUP
BITS		FIELD NAME		DESCRIP	TION	TYPE	RESET
7	USEEXTE	ERNALVBUSINDI	CATOR			RW	0
6	DR	VVBUSEXTERNA	L			RW	0
5		DRVVBUS				RW	0
4		CHRGVBUS				RW	0
3	1	DISCHRGVBUS				RW	0
2		DMPULLDOWN				RW	1
1		DPPULLDOWN				RW	1
0		IDPULLUP		·		RW	0

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



7.5.13 OTG_CTRL_CLR

ADDRESS OF	FRFT	0x0C								
PHYSICAL A		0x0C		INSTANCE		USB_SCUSB				
DESCRIPTION			This register doesn't physically exist.							
			s the otg_ctrl reg		ar-only property (write '1' to clear a	particular bit, a			
TYPE		RW								
WRITE LATE	RITE LATENCY									
7	6	5	4	3	2	1	0			
	USEEXTERNA LVBUSINDICA TOR DRVVBUSEXT ERNAL		CHRGVBUS	DISCHRGVBU S	DMPULLDOW N	DPPULLDOWN	IDPULLUP			
BITS	F	FIELD NAME		DESCRI	PTION	TYPE	RESET			
7	USEEXTER	RNALVBUSINDICA	ATOR			RW	0			
6	DRV	VBUSEXTERNAL				RW	0			
5		DRVVBUS				RW	0			
4	(CHRGVBUS				RW	0			
3	DISCHRGVBUS					RW	0			
2	DMPULLDOWN					RW	1			
1	D	PPULLDOWN				RW	1			
0		IDPULLUP				RW	0			



7.5.14 USB_INT_EN_RISE

ADDRESS	S OFFSET		0x0D								
PHYSICA	L ADDRES	SS	0x0D			INSTANCE		USB_S	CUSB		
DESCRIP	TION			f set, the bits in this register cause an interrupt event notification to be generated when the corresponding PHY signal changes from low to high. By default, all transitions are enabled.							
TYPE			RW								
WRITE LATENCY											
7		6	5		4	3	2	1		0	
Reserv	/ed	Reserved	Rese	rved	IDGND_RISE	SESSEND_RIS E	SESSVALID_RI SE	VBUSV IS		HOSTDISCON NECT_RISE	
BITS		FIELD NAME	D NAME DESCRIPTION						TYPE	RESET	
7		Reserved							R	0	
6		Reserved							R	0	
5		Reserved							R	0	
4	ı	IDGND_RISE		Gener	ate an interrupt e	vent notification w	hen IdGnd change	es from	RW	1	
				Even		masked if IdPullup after IdPullup is s		nd for			
3	SE	ESSEND_RIS	E	Gene	erate an interrupt of	event notification we from low to high.	when SessEnd cha	anges	RW	1	
2	SESSVALID_RISE Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid.							RW	1		
1	VBUSVALID_RISE Generate an interrupt event notification when VbusValid changes from low to high.							RW	1		
0	HOSTE	DISCONNECT	_RISE		changes from low	t event notification to high. Applicable and DmPulldown I	e only in host mod		RW	1	

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



7.5.15 USB_INT_EN_RISE_SET

ADDRESS OFFS	SET		0x0E							
PHYSICAL ADD	RESS		0x0E		INSTANCE		USB_S	SCUSB		
DESCRIPTION			This register doesn't physically exist.							
			It is the same as a write '0' has no		rise register wit	h read/set-only prop	erty (wri	te '1' to se	et a particular bit,	
TYPE	RW									
WRITE LATENC	Υ									
7 6			5	4	3	2		1	0	
Reserved	Reser	ved	Reserved	IDGND_RISE	SESSEND_R E	IS SESSVALID_RI SE		VALID_R SE	HOSTDISCON NECT_RISE	
BITS			FIELD NAME	DESC	RIPTION	TYPE		ı	RESET	
7			Reserved			R			0	
6			Reserved			R		0		
5			Reserved			R			0	
4			IDGND_RISE			RW			1	
3		S	ESSEND_RISE			RW			1	
2	2 SI		SSVALID_RISE			RW			1	
1 V		VE	BUSVALID_RISE			RW			1	
0 HOST		DISCONNECT_R E	IIS		RW			1		



7.5.16 USB_INT_EN_RISE_CLR

ADDRES	SS OFFS	SET	0x0F						
PHYSIC	AL ADD	RESS	0x0F		INSTANCE			USB_SCUSB	
DESCRI	PTION		This register doe	sn't physically exi	st.				
			It is the same as bit, a write '0' has	the usb_int_en_rs no-action).	rise register with I	read/cle	ar-only pro	perty (write '1' to	clear a particular
TYPE			RW						
WRITE L	ATENC	Υ							
7		6	5	4	3		2	1	0
Reser	rved	Reserved	Reserved	IDGND_RISE	SESSEN D_RISE		VALID_RI SE	VBUSVALID_R ISE	HOSTDISCON NECT_RISE
BITS		FIELD N	AME	DE	SCRIPTION		TYP	E	RESET
7		Reserv	ed				R		0
6		Reserv	ed				R		0
5		Reserv	ed				R		0
4		IDGND_F	RISE				RW	'	1
3		SESSEND	_RISE				RW	,	1
2	SESSVALID_RISE					RW	,	1	
1		VBUSVALIE	D_RISE				RW		1
0		HOSTDISCONN	IFCT RISF				RW	,	1

Product Folder Links: TUSB1210-Q1

Submit Documentation Feedback



7.5.17 USB_INT_EN_FALL

ADDRE	SS OFFS	SET	0x10			,			
PHYSIC	AL ADD	RESS	0x10			INSTANCE		USB_SCUSB	
DESCR	IPTION					e an interrupt ever s from low to high			
TYPE			RW						
WRITE	RITE LATENCY								
7	7	6		5	4	3	2	1	0
Rese	Reserved Reserved			eserved	IDGND_FALL	SESSEND_FA LL	SESSVALID_F ALL	VBUSVALID_F ALL	HOSTDISCON NECT_FALL
BITS		FIELD NAME			DE	SCRIPTION		TYPE	RESET
7	Reserv	red						R	0
6	Reserv	red						R	0
5	Reserv	red						R	0
4	IDGND	_FALL		Generate from high	an interrupt event to low.	RW	1		
				Event is automatically masked if IdPullup bit is clear to 0 and for 50ms after IdPullup is set to 1.					
3	SESSE	END_FALL		Generate an interrupt event notification when SessEnd changes from high to low.					1
2	SESSV	/ALID_FALL		Generate an interrupt event notification when SessValid changes RW 1 from high to low. SessValid is the same as UTMI+ AValid.					1
1	VBUS\	/ALID_FALL		Generate an interrupt event notification when VbusValid changes from high to low.				es RW	1
0	HOSTDISCONNECT_FALL Generate an interrupt event notification when Hostdisc changes from high to low. Applicable only in host mod (DpPulldown and DmPulldown both set to 1b).					nost mode	RW	1	



7.5.18 USB_INT_EN_FALL_SET

ADDRESS OFFSET		0x11							
PHYSICAL ADDRESS		0x11		INSTANCE		USB_SCUSB			
DESCRIPTION		This register doesn't physically exist.							
		It is the same as the usb_int_en_fall register with read/set-only property (write '1' to set a particular bit, a write '0' has no-action)							
TYPE		RW							
WRITE LATENCY									
7	6	5	4	3	2	1	0		
Reserved	Reserved	Reserved	IDGND_FALL	SESSEND_FA LL	SESSVALID_F ALL	VBUSVALID_F ALL	HOSTDISCON NECT_FALL		
BITS	FIELD NAME			DESCRIPTION			RESET		
7	Reserved					R	0		
6	Reserved					R	0		
5	Reserved					R	0		
4	IDGND_FALL					RW	1		
3	SESSEND_FALL					RW	1		
2	SESSVALID_FALL					RW	1		
1	VBUSVALID_FALL					RW	1		
0	HOSTDISCONNECT_FALL					RW	1		

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



7.5.19 USB_INT_EN_FALL_CLR

ADDRESS OFFSET	0x12					
PHYSICAL ADDRESS	0x12 INSTANCE USB_SCUSB					
DESCRIPTION	This register doesn't physically exist.					
	It is the same as the usb_int_en_fall register with read/clear-only property (write '1' to clear a particular bit, a write '0' has no-action).					
TYPE	RW					
WRITE LATENCY						

7		6	5	4	3 2		1	0	
Reserv	red	Reserved	Reserved	IDGND_FALL	SESSEND_FA LL	SESSVALID_F ALL	VBUSVALID_F ALL	HOSTDISCON NECT_FALL	
BITS	BITS FIELD NAME			DESCRIPTION			RESET		
7	Reserved							0	
6	Reserved				!			0	
5	Reserved							0	
4	IDGND_FALL						RW	1	
3	SESSEN D_FALL						RW	1	
2	SESSVALID_FALL						RW	1	
1	VBUSVALID_FALL						RW	1	
0	HOSTDISCONNECT_FALL						RW	1	



7.5.20 USB_INT_STS

ADDRESS OFFSET		0x13	0x13								
PHYSICAL ADDRESS			0x13	0x13 INSTANCE USB_SCUSE					3		
DESCRIPTION			Indicates the cur	Indicates the current value of the interrupt source signal.							
TYPE			R	R							
WRITE LATENCY											
	7	6	5	4	3	2	1	0			
Reserved Reserved		Reserved	IDGND	SESSEND	SESSVALID			TDISCON NECT			
BITS	FIEL	D NAME		DESCRIPTION				TYPE	RESET		
7	Reserve	d						R	0		
6 Reserved											
5	Reserve	d							0		
4	IDGND Current value of UTMI+ IdGnd output.						R	0			
	This bit is not updated if IdPullup bit is reset to 0 and for 50 ms after IdPullup is set to 1.										
3	SESSEND Current value of UTMI+ SessEnd output.							R	0		
2	SESSVALID Current value of UTMI+ SessValid output. SessValid is the same as UTMI+ AValid.						R	0			
1	VBUSVALID Current value of UTMI+ VbusValid output.						R	0			
0	HOSTDISCONNECT Current value of UTMI+ Hostdisconnect output.						R	0			
	Applicable only in host mode.										
	Automatically reset to 0 when Low Power Mode is entered.										
			NOTE: Reset value i	NOTE: Reset value is '0' when host is connected.							
			Reset value is '1' wh	eset value is '1' when host is disconnected.							

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



7.5.21 USB_INT_LATCH

ADDRES	SS OFF	SET	0x14							
PHYSIC	AL ADD	RESS	0x14		INSTANCE	USB_SCUSB				
DESCRI	PTION		The PHY will autentered. The PH value of ClockSu	These bits are set by the PHY when an unmasked change occurs on the corresponding internal signal. The PHY will automatically clear all bits when the Link reads this register, or when Low Power Mode is entered. The PHY also clears this register when Serial Mode or Carkit Mode is entered regardless of the value of ClockSuspendM.						
in L			important to note Latch bit is not set.	The PHY follows the rules defined in Table 26 of the ULPI spec for setting any latch register bit. It is important to note that if register read data is returned to the Link in the same cycle that a USB Interrupt Latch bit is to be set, the interrupt condition is given immediately in the register read data and the Latch bit is not set.						
						JSB Interrupt Late errupt source direc		er in Syn	chronous	Mode
TYPE			R							
WRITE I	LATENC	Y								
7	•	6	5	4	3	2		1	0	
Rese	rved	Reserved	Reserved	IDGND_LATCH	SESSEND_LA TCH	SESSVALID_L ATCH	VBUSVALID_L ATCH		HOSTDI NECT_L	
BITS		FIELD NAME		DESCRIPTION					RE	SET
7	Reserv	ved .						R		0
6	Reserv	ved .						R		0
5	Reserv	ved .								0
4	IDGNE)_LATCH	Set to 1 by the PHY when an unmasked event occurs on IdGnd. Cleared when this register is read.					R		0
3	SESSE	END_LATCH		Set to 1 by the PHY when an unmasked event occurs on SessEnd. Cleared when this register is read.						0
2	SESS\	/ALID_LATCH		Set to 1 by the PHY when an unmasked event occurs on SessValid. Cleared when this register is read. SessValid is the same as UTMI+ AValid.				R		0
1	VBUS	/ALID_LATCH		Set to 1 by the PHY when an unmasked event occurs on VbusValid. R Ocleared when this register is read.						0
0 HOSTDISCONNECT_LAT CH				Hostdisconnect. Cleared when this register is read. Applicable only in				R		0
			NOTE: As the host status	is IT is enabled by	y default, the rese	et value depends o	on the			
			Reset value	is '0' when host is	connected.					
			Reset value	is '1' when host is	disconnected.					

Submit Documentation Feedback



7.5.22 **DEBUG**

ADDRESS OFFSET	0x15	x15						
PHYSICAL ADDRESS	15 INSTANCE USB_SCUSB							
DESCRIPTION	Indicates the current value of various	ndicates the current value of various signals useful for debugging.						
TYPE	R							
WRITE LATENCY								

7	,	6	5	;	4	3	2	1		0
		,		Rese	erved			L	INESTAT	E
BITS	FIE	LD NAME			DI	SCRIPTION			TYPE	RESET
7	Reserv	/ed							R	0
6	Reserv	/ed							R	0
5	Reserv	/ed							R	0
4	Reserv	/ed							R	0
3	Reserv	/ed							R	0
2	Reserv	/ed							R	0
1:00	LINES	TATE		These signals reflect the current state of the single ended receivers. They directly reflect the current state of the DP (LineState[0]) and DM (LineState[1]) signals.						0x0
			Read 0x0:	SE0 (L	S/FS), Squelch (H	HS/Chirp)				
			Read 0x1:	LS: 'K'	State,					
				FS: 'J'	State,					
				HS: !S	quelch,					
				Chirp:	!Squelch & HS_D	ifferential_Receive	er_Output			
			Read 0x2:	LS: 'J'	State,					
				FS: 'K'	State,					
				HS: Inv	/alid,					
				Chirp:	!Squelch & !HS_E	Differential_Receiv	er_Output			
			Read 0x3:	SE1 (L	S/FS), Invalid (HS	S/Chirp)				

Product Folder Links: TUSB1210-Q1

ibinii Documentation Feedback



7.5.23 SCRATCH_REG

ADDRESS OFFSET	0x16	(16						
PHYSICAL ADDRESS	0x16	16 INSTANCE USB_SCUSB						
DESCRIPTION		mpty register byte for testing purposes. Software can read, write, set, and clear this register and the HY functionality will not be affected.						
TYPE	RW							
WRITE LATENCY								

7	6	5	4	3	2	1	0	
	SCRATCH							
BITS	FIELD NAME		DESCRIPTION			TYPE	RESET	
7:00	SCRATCH		Scratch da	ata.		RW	0x00	

7.5.24 SCRATCH_REG_SET

ADDRESS OFFSET 0x17										
PHYSICAL	. ADDRESS	0x17		INSTANCE		USB_SCUSB				
DESCRIPT	ION	This register doesn't physically exist.								
			It is the same as the scratch_reg register with read/set-only property (write '1' to set a particular bit, a write '0' has no-action).							
TYPE		RW								
WRITE LA	TENCY									
7	6	5	4	3	2	1	0			
			SCR	ATCH			·			
BITS	FIELD NAME		DESCRIPTION				RESET			
7:00	SCRATCH					RW	0x00			

7.5.25 SCRATCH_REG_CLR

PHYSICAL ADDRESS 0x18 INSTANCE USB_SCUSB DESCRIPTION This register doesn't physically exist. It is the same as the scratch_reg with read/clear-only property (write '1' to clear a particular by '0' has no-action). TYPE RW	it, a write							
It is the same as the scratch_reg with read/clear-only property (write '1' to clear a particular be '0' has no-action).	it, a write							
'0' has no-action).	it, a write							
TYPE RW	,							
	RW							
WRITE LATENCY								
7 6 5 4 3 2 1	0							
SCRATCH								
BITS FIELD NAME DESCRIPTION TYPE RES	SET							
7:00 SCRATCH RW 0x	00							



7.5.26 VENDOR_SPECIFIC1

			_							
-	SS OFFS		0x3D		1					
PHYSIC	CAL ADD	RESS	0x3D		INSTANCE		USB_	SCUSB		
DESCR	IPTION		Power Control re	gister .						
TYPE			RW							
WRITE	LATENC	Υ								
	7	6	5	4	3	2		1	0	
SP	ARE	MNTR_VUSBI N_OK_EN	ID_FLOAT_EN	ID_RES_EN	BVALID_FALL	BVALID_RISE	S	PARE	ABNORMALST RESS_EN	
BITS	FIE	ELD NAME		DES	SCRIPTION			TYPE	RESET	
7	SPARE		Reserved. The li	nk must never wr	ite a 1b to this bit.			RW	0	
6	MNTR_\	/USBIN_OK_EN		When set to 1, it enables RX CMDs for high to low or low to high transitions on MNTR_VUSBIN_OK. This bit is provided for debugging purposes.						
5	5 ID_FLOAT_EN When set to 1, it enables RX CMDs for high to low or low to high transitions on ID_FLOAT. This bit is provided for debugging purposes.						RW	0		
4 ID_RES_EN			When set to 1, it enables RX CMDs for high to low or low to high transitions on ID_RESA, ID_RESB and ID_RESC. This bit is provided for debugging purposes.						0	
3	BVALID_	_FALL	Enables RX CMDs for high to low transitions on BVALID. When BVALID changes from high to low, the USB TRANS will send an RX CMD to the link with the alt_int bit set to 1b.					RW	0	
			This bit is optional and is not necessary for OTG devices. This bit is provided for debugging purposes. Disabled by default.							
2 BVALID_RISE			Enables RX CMDs for low to high transitions on BVALID. When BVALID changes from low to high, the USB Trans will send an RX CMD to the link with the alt_int bit set to 1b.						0	
			This bit is optional and is not necessary for OTG devices. This bit is provided for debugging purposes. Disabled by default.							
1	SPARE		Reserved. The li	e link must never write a 1b to this bit.				RW	0	
0	ABNORI N	MALSTRESS_E		nen set to 1, it enables RX CMDs for low to high and high to low nsitions on ABNORMALSTRESS. This bit is provided for debugging rooses.					0	

Product Folder Links: TUSB1210-Q1

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



7.5.27 VENDOR_SPECIFIC1_SET

ADDRESS OFFSET	0x3E	x3E						
PHYSICAL ADDRESS	3E INSTANCE USB_SCUSB							
DESCRIPTION	This register doesn't physically exi	nis register doesn't physically exist.						
	It is the same as the func_ctrl reg '0' has no-action).	ister with read/set	-only property (write '1' to set a particular bit, a write					
TYPE	RW							
WRITE LATEN CY								

7	,	6	5	4	3	2		1	0
SPA	RE	MNTR_VUSBI N_OK_EN	ID_FLOAT_EN	ID_RES_EN	BVALID_FALL	BVALID_RISE	SPARE		ABNORMALST RESS_EN
BITS	BITS FIELD NAME				DESCRIPTION				RESET
7	SPARE	=						RW	0
6	6 MNTR_VUSBIN_OK_EN							RW	0
5	ID_FL0	DAT_EN						RW	0
4	ID_RE	S_EN						RW	0
3	BVALII	D_FALL						RW	0
2	BVALID_RISE							RW	0
1	SPARE							RW	0
0	ABNO	RMALSTRESS_E	N			·		RW	0



7.5.28 VENDOR_SPECIFIC1_CLR

ADDRES	SS OFF	SET	0x3F							
PHYSIC	AL ADD	RESS	0x3F		INSTANCE	USB_SC	USB			
DESCRI	IPTION		This register doe	his register doesn't physically exist.						
				s the same as the func_ctrl register with read/clear-only property (write '1' to clear a particular bit, a te '0' has no-action).						
TYPE			RW							
WRITE I	LATENC	Υ								
7	,	6	5	4	3	2		1	0	
SPA	RE	MNTR_VUSBI N_OK_EN	ID_FLOAT_EN	ID_RES_EN	BVALID_FALL	BVALID_RISE	Ş	SPARE	ABNORMALST RESS_EN	
BITS		FIELD N	AME		DESCRIPTION				RESET	
7	SPARE	Ī						RW	0	
6	MNTR	_VUSBIN_OK_EN	I					RW	0	
5	ID_FL0	DAT_EN						RW	0	
4	ID_RE	S_EN						RW	0	
3	BVALII	D_FALL						RW	0	
2 BVALID_RISE							RW	0		
1	SPARE	=						RW	0	
0	ABNO	RMALSTRESS_E	N					RW	0	

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



7.5.29 VENDOR_SPECIFIC2

ADDRESS	OFFS	SET	0x80						
PHYSICAL	ADD	RESS	0x80		INSTANCE	USB_SCUSB			
DESCRIPT	ION		Eye diagram prog	grammability and	DP/DM swap co	ntrol .			
TYPE			RW						
WRITE LA	TENC	Υ							
7		6	5	4	3	2	1	0	
SPARE DATAPOLARIT		ZHSI	ZHSDRV IHSTX						
BITS	F	IELD NAME		DESCRIPTION					
7	SPA	RE					RW	0	
6	DAT	APOLARITY	Control data polarit	y on dp/dm			RW	1	
5:04	ZHS	SDRV	High speed outpu	t impedance conf	iguration for eye	diagram tuning:	RW	0x0	
			00 45.455 Ω						
			01 43.779 Ω						
			10 42.793 Ω						
			11 42.411 Ω						
3:00	IHS	TX	High speed outpu	t drive strength co	onfiguration for e	ye diagram tuning :	RW	0x1	
			0000 17.928 mA						
			0001 18.117 mA						
			0010 18.306 mA						
			0011 18.495 mA						
			0100 18.683 mA						
			0101 18.872 mA						
			0110 19.061 mA						
			0111 19.249 mA						
			1000 19.438 mA						
			1001 19.627 mA						
			1010 19.816 mA						
			1011 20.004 mA						
			1100 20.193 mA						
			1101 20.382 mA						
			1110 20.570 mA						
			1111 20.759 mA						
			IHSTX[0] is also the						
			IHSTX[0] = 0 à AC						
			IHSTX[0] = 1 à AC	BOOST is enable	ed				



7.5.30 VENDOR_SPECIFIC2_SET

ADDRESS OFFS	SET	0x81					
PHYSICAL ADD	RESS	0x81	0x81 INSTANCE USB_SCUSE			USB_SCUSB	
DESCRIPTION		This register doe	sn't physically exi	st.			
			as the VENDOR vrite '0' has no-act		ster with read/se	t-only property (v	vrite '1' to set a
TYPE		RW					
WRITE LATENCE	Υ						
7	6	5 4 3 2 1 0				0	
SPARE DATAPOLARIT		ZHS	DRV		IHS	STX	

BITS	FIELD NAME	DESCRIPTION	TYPE	RESET
7	SPARE		RW	0
6	DATAPOLARITY		RW	1
5:04	ZHSDRV		RW	0x0
3:00	IHSTX		RW	0x1

7.5.31 VENDOR_SPECIFIC2_CLR

ADDRESS OFFS	SET	0x82					
PHYSICAL ADD	RESS	0x82	INSTANCE USB_SCUSB				
DESCRIPTION		This register doe	This register doesn't physically exist.				
It is the same as the VENDOR_SPECIFIC1 register with read/clear-only proper particular bit, a write '0' has no-action).			-only property (w	rite '1' to clear a			
TYPE		RW					
WRITE LATENCE	Υ						
7	6	5	5 4 3 2 1 0				0
SPARE	DATAPOLARIT Y	ZHS	DRV	IHSTX			

BITS	FIELD NAME	DESCRIPTION	TYPE	RESET
7	SPARE		RW	0
6	DATAPOLARITY		RW	1
5:04	ZHSDRV		RW	0x0
3:00	IHSTX		RW	0x1



7.5.32 VENDOR_SPECIFIC1_STS

ADDRESS OFF	SET	0x83						
ADDRESS OFF	DRESS OFFSET UXOS							
PHYSICAL ADD	RESS	0x83		INSTANCE	USB_SCUSB	USB_SCUSB		
DESCRIPTION		Indicates the cur	dicates the current value of the interrupt source signal.					
TYPE		R						
WRITE LATEN	CY							
7	6	5	4	3	2	1	0	
Reserved	MNTR_VUSBI N_OK_STS	ABNORMALST RESS_STS	ID_FLOAT_ST S	ID_RESC_STS	ID_RESB_STS	ID_RESA_STS	BVALID_STS	

BITS	FIELD NAME	DESCRIPTION	TYPE	RESET
7	Reserved		R	0
6	MNTR_VUSBIN_OK_STS	Current value of MNTR_VUSBIN_OK output	R	0
5	ABNORMALSTRESS_STS	Current value of ABNORMALSTRESS output	R	0
4	ID_FLOAT_STS	Current value of ID_FLOAT output	R	0
3	ID_RESC_STS	Current value of ID_RESC output	R	0
2	ID_RESB_STS	Current value of ID_RESB output	R	0
1	ID_RESA_STS	Current value of ID_RESA output	R	0
0	BVALID_STS	Current value of VB_SESS_VLD output	R	0



7.5.33 VENDOR_SPECIFIC1_LATCH

ADDRESS OFFS	SET	0x84					
PHYSICAL ADD	RESS	0x84 INSTANCE USB_SCUSB					
These bits are set by the PHY when an unmasked change occurs on the corresponding inte The PHY will automatically clear all bits when the Link reads this register, or when Low Pow entered. The PHY also clears this register when Serial mode is entered regardless of the va ClockSuspendM. The PHY follows the rules defined in Table 26 of the ULPI spec for setting any latch register				Power Mode is e value of			
TYPE		R					
WRITE LATENC	Y						
7	6	5 4 3 2 1 0					0
Reserved MNTR_VUSBI N_OK_LATCH		ABNORMALST RESS_LATCH	ID_FLOAT_LA TCH	ID_RESC_LAT CH	ID_RESB_LAT CH	ID_RESA_LAT CH	BVALID_LATC H

BITS	FIELD NAME	DESCRIPTION	TYPE	RESET
7	Reserved		R	0
6	MNTR_VUSBIN_OK_LATCH	Set to 1 when an unmasked event occurs on MNTR_VUSBIN_OK_LATCH. Clear on read register.	R	0
5	ABNORMALSTRESS_LATCH	Set to 1 when an unmasked event occurs on ABNORMALSTRESS. Clear on read register.	R	0
4	ID_FLOAT_LATCH	Set to 1 when an unmasked event occurs on ID_FLOAT. Clear on read register.	R	0
3	ID_RESC_LATCH	Set to 1 when an unmasked event occurs on ID_RESC. Clear on read register.	R	0
2	ID_RESB_LATCH	Set to 1 when an unmasked event occurs on ID_RESB. Clear on read register.	R	0
1	ID_RESA_LATCH	Set to 1 when an unmasked event occurs on ID_RESA. Clear on read register.	R	0
0	BVALID_LATCH	Set to 1 when an unmasked event occurs on VB_SESS_VLD. Clear on read register.	R	0



7.5.34 VENDOR_SPECIFIC3

ADDRESS	SOFFSET	0x85					
PHYSICA	L ADDRESS	0x85	INST	ANCE	USB_SCUSB		
DESCRIP	TION		,	"			
TYPE		RW					
WRITE LA	ATENCY						
7	6	5	5 4 3 2		1	0	
RESER\	/ED SOF_EN	CPEN_OD	CPEN_ODOS	IDGND_DRV		VUSB3V3_VSE	L
BITS	FIELD NAME		DESCRI	PTION		TYPE	RESET
7	Reserved					RW	0
6	SOF_EN	0: HS USB SOF de	tector disabled.			RW	0
		1: Enable HS USB	SOF detection wh	nen PHY is set in	device mode.		
		SOF are output o clock is available packet rate is 8 kH.	on CPEN pin wl				
		This bit is provided write to '1' in function		rpose only. It mus	st never been		
5	CPEN_OD	This bit has no effe	ct when CPEN_C	DOS = '0', else :		RW	0
		0: CPEN pad is in	OS (Open Source				
		In this case CPEN LOW.	pin has an intern				
		Externally there sh supply voltage (ma					
		1: CPEN pad is in	OD (Open Drain)	mode			
		In this case CPEN HIGH.	pin has an interr				
		Externally there sh GND.	ould be a pull-do				
4	CPEN_ODOS	Mode selection bit	for CPEN pin.			RW	0
		0 : CPEN pad is in	CMOS mode				
		1: CPEN pad is in (controlled by CPE		or OS (Open Sou	irce) mode		
3	IDGND_DRV	Drives ID pin to gro	ound			RW	0x0
2:00	VUSB3V3_VSEL	000 VRUSB3P1V =	= 2.5 V			RW	0x3
		001 VRUSB3P1V =	= 2.75 V				
	010 VRUSB3P1V = 3.0 V						
		011 VRUSB3P1V =	= 3.10 V (default)				
		100 VRUSB3P1V =	= 3.20 V				
		101 VRUSB3P1V =	= 3.30 V				
		110 VRUSB3P1V =	= 3.40 V				
		111 VRUSB3P1V =	= 3.50 V				



7.5.35 VENDOR_SPECIFIC3_SET

ADDRESS OFF	SET	0x86					
PHYSICAL ADI	DRESS	0x86		INSTANCE USB_SCUSB		JSB	
DESCRIPTION							
TYPE RW							
WRITE LATEN	CY						
7	6	5	4	3	2	1	0
RESERVED	SOF_EN	CPEN_OD	CPEN_ODOS	IDGND_DRV		VUSB3V3_VSEL	
BITS	FIELD	NAME		DESCRIPTION			RESET
7	Res	erved				RW	0
6	SO	F_EN				RW	0
5	CPE	N_OD				RW	0
4	CPEN _ODOS					RW	0
3	IDGND_DRV					RW	0x0
2:00	VUSB3	V3_VSEL				RW	0x3

7.5.36 VENDOR_SPECIFIC3_CLR

ADDRESS OF	FSET	0x87						
PHYSICAL AD	DRESS	0x87		INSTANCE	USB_SCUS	USB_SCUSB		
DESCRIPTION								
TYPE		RW						
WRITE LATEN	ICY							
7	6	5	4	3	2	1	0	
RESERVED	SOF_EN	CPEN_OD	CPEN_ODOS	IDGND_DRV		VUSB3V3_VSEL		
BITS	FIELD NA	AME	DESCRIPTION			TYPE	RESET	
7	Reserve	ed				RW	0	
6	SOF_E	:N				RW	0	
5	CPEN_0	DC				RW	0	
4	CPEN_ODOS					RW	0	
3	3 IDGND_DRV					RW	0x0	
2:00	VUSB3V3_	VSEL				RW	0x3	



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

Figure 5 shows the suggested application diagram (Host or OTG, ULPI input-clock mode).

8.2 Typical Application

8.2.1 Host or OTG, ULPI Input Clock Mode Application

Figure 5 shows a suggested application diagram for TUSB1210-Q1 in the case of ULPI input-clock mode (60 MHz ULPI clock is provided by link processor), in Host or OTG application. Note this is just one example, it is of course possible to operate as HOST or OTG while also in ULPI output-clock mode.



- A. Pin 11 (CS): can be tied high to VI_O if CS_OUT pin unavailable; Pin 14 (CFG): tie-high is Don't Care since ULPI clock is used in input mode
- B. Pin 1 (REFCLK): must be tied low
- C. Ext 3 V supply supported
- D. Pin 27 (RESETB) can be tied to V_{DDIO} if unused.
- E. Pins labeled N/C (no-connect) are truly no-connect, and can be tied or left floating.

Figure 5. Host or OTG, ULPI Input Clock Mode Application Diagram



Typical Application (continued)

8.2.1.1 Design Requirements

Table 9. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE			
V_{BAT}	3.3 V			
V_{DDIO}	1.8 V			
V _{BUS}	5.0 V			
USB Support	HS, FS, LS			
USB On the Go (OTG)	Yes			
Clock Sources	60 MHz Clock			

8.2.1.2 Detailed Design Procedure

Connect the TUSB1210 device as is shown in Figure 5.

Follow the Board Guidelines of the Application Report, SWCA124.

8.2.1.2.1 Unused Pins Connection

- VBUS: Input. Recommended to tie to GND if unused. However leaving V_{BUS} floating is also acceptable since internally there is an 80 kΩ resistance to ground.
- REFCLK: Input. If REFCLK is unused, and 60 MHz clock is provided by MODEM (60 MHz should be connected to CLOCK pin in this case) then tie REFCLK to GND.
- CFG: Tie to GND if REFCLK is 19.2MHz, or tie to V_{DDIO} if REFCLK is 26 MHz. Tie to either GND or V_{DDIO} (doesn't matter which) if REFCLK not used (i.e., ULPI input clock configuration).

8.2.1.3 Application Curve




Figure 6. High-Speed Eye Diagram


Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



8.2.2 Device, ULPI Output Clock Mode Application

Figure 7 shows a suggested application diagram for TUSB1210-Q1 in the case of ULPI output clock mode (60 MHz ULPI clock is provided by TUSB1210-Q1, while link processor or another external circuit provides REFCLK), in Device mode application. Note this is just one example, it is of course possible to operate as Device while also in ULPI input-clock mode. Refer also to Figure 5.



- A. Pin 11 (CS) : can be tied high to V_{IO} if CS_OUT pin unavailable; Pin 14 (CFG) : Tied to V_{DDIO} for 26MHz REFCLK mode here, tie to GND for 19.2MHz mode.
- B. Pin 1 (REFCLK): connect to external 3.3V square-wave reference clock
- C. Ext 3 V supply supported
- D. Pin 27 (RESETB) can be tied to V_{DDIO} if unused.
- E. Pins labeled N/C (no-connect) are truly no-connect, and can be tied or left floating.

Figure 7. Device, ULPI Output Clock Mode Application Diagram



8.2.2.1 Design Requirements

Table 10. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{BAT}	3.3 V
V_{DDIO}	1.8 V
V _{BUS}	5.0 V
USB Support	HS, FS, LS
Clock Sources	26 MHz or 19.2 MHz Oscillator

8.2.2.2 Detailed Design Procedure

Connect the TUSB1210 device as is shown in Figure 7.

Follow the Board Guidelines of the Application Report, SWCA124.

8.2.2.2.1 Unused Pins Connection

- ID: Input. Leave floating if unused or TUSB1210-Q1 is Device mode only. Tie to GND through RID < 1 kOhm
 if Host mode.
- REFCLK: Input. If REFCLK is unused, and 60 MHz clock is provided by MODEM (60 MHz should be connected to CLOCK pin in this case) then tie REFCLK to GND.
- CFG: Tie to GND if REFCLK is 19.2MHz, or tie to V_{DDIO} if REFCLK is 26 MHz. Tie to either GND or V_{DDIO} (doesn't matter which) if REFCLK not used (i.e., ULPI input clock configuration).

8.2.2.3 Application Curve




Figure 8. Full-Speed Eye Diagram



8.3 External Components

Table 11. TUSB1210-Q1 External Components

FUNCTION	COMPONENT	REFERENCE	VALUE	NOTE	LINK
V_{DDIO}	Capacitor	CVDDIO	100 nF	Suggested value, application dependent	Figure 5
V_{DD33}	Capacitor	CVDD33	2.2 µF	Figure 5	
V_{DD15}	Capacitor	CVDD15	2.2 µF	Range: [0.45 μF : 6.5 μF] , ESR = [0 : 600 mΩ] for f> 10 kHz	Figure 5
V_{DD18}	Capacitor	Ext 1.8V supply	100 nF	Suggested value, application	Figure 5
		CVDD18		dependent	
V _{BAT}	Capacitor	СВҮР	100 nF ⁽¹⁾	0 nF ⁽¹⁾ Range: [0.45 μF : 6.5 μF] , ESR = [0 : 600 mΩ] for f> 10 kHz	
V _{BUS}	Capacitor	CVBUS	See Table 12	Place close to USB connector	Figure 5

⁽¹⁾ Recommended value but 2.2 uF may be sufficient in some applications

Table 12. TUSB1210-Q1 V_{BUS} Capacitors

			500 .		
FUNCTION	COMPONENT	REFERENCE	VALUE	NOTE	LINK
VBUS - HOST	Capacitor	CVBUS	>120 µF		Figure 5
VBUS - DEVICE	Capacitor	CVBUS	4.7 µF	Range: 1.0 μF to 10.0 μF	Figure 5
VBUS - OTG	Capacitor	CVBUS	4.7 µF	Range: 1.0 μF to 6.5 μF	Figure 5



9 Power Supply Recommendations

 V_{BUS} , and V_{BAT} , and V_{DDIO} , are needed for power the TUSB1210-Q1. Recommended operation is for V_{BAT} to be present before V_{DDIO} . Applying V_{DDIO} before V_{BAT} to TUSB1210 is not recommended as there is a diode from V_{DDIO} to V_{BAT} which will be forward biased when V_{DDIO} is present but V_{BAT} is not present. TUSB1210-Q1 does not strictly require V_{BUS} to function.

9.1 TUSB1210 Power Supply

- The V_{DDIO} pins of the TUSB1210-Q1 supply 1.8 V (nominal) power to the core of the TUSB1210-Q1. This
 power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- The V_{BAT} pin of the TUSB1210-Q1 supply 3.3 V (nominal) power rail to the TUSB1210-Q1. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- The V_{BUS} pin of the TUSB1210-Q1 supply 5.0 V (nominal) power rail to the TUSB1210-Q1. This pin is normally connected to the V_{BUS} pin of the USB connector.
- The V_{BUS} pin of the TUSB1210-Q1 supply 5.0 V (nominal) power rail to the TUSB1210-Q1. This pin is normally connected to the V_{BUS} pin of the USB connector.

9.2 Ground

It is recommended that almost one board ground plane be used in the design. This provides the best image plane for signal traces running above the plane. An earth or chassis ground is implemented only near the USB port connectors on a different plane for EMI and ESD purposes.

9.3 Power Providers

Table 13 is a summary of TUSB1210-Q1 power providers.

Internal

MAXIMUM **TYPICAL NAME USAGE TYPE VOLTAGE (V) CURRENT (mA)** Internal LDO 1.5 50 V_{DD15} 30 V_{DD18} External LDO 1.8

3.1

Table 13. Power Providers⁽¹⁾

LDO

9.4 Power Modules

9.4.1 V_{DD33} Regulator

The V_{DD33} internal LDO regulator powers the USB PHY, charger detection, and OTG functions of the USB subchip inside TUSB1210-Q1. Power Characteristics describes the regulator characteristics.

V_{DD33} regulator takes its power from V_{BAT}.

 V_{DD33}

Since the USB2.0 standard requires data lines to be biased with pullups biased from a supply greater than 3 V, and since V_{DD33} regulator has an inherent voltage drop from its input, V_{BAT} , to its regulated output, TUSB1210-Q1 will not meet USB 2.0 Standard if operated from a battery whose voltage is lower than 3.3 V.

9.4.2 V_{DD18} Supply

The V_{DD18} supply is powered externally at the V_{DD18} pin. See Table 11 for external components.

9.4.3 V_{DD15} Regulator

The V_{DD15} internal LDO regulator powers the USB subchip inside TUSB1210-Q1. Power Characteristics describes the regulator characteristics.

Product Folder Links: TUSB1210-Q1

15

⁽¹⁾ V_{DD33} may be supplied externally, or by shorting the V_{DD33} pin to V_{BAT} pin provided V_{BAT} min is in range [3.2 V : 3.6 V]. Note that the V_{DD33} LDO will always power-on when the chip is enabled, irrespective of whether V_{DD33} is supplied externally or not. In the case the V_{DD33} pin is not supplied externally in the application, the electrical specs for this LDO are provided below.



9.5 Power Consumption

Table 14 describes the power consumption depending on the use cases.

NOTE

The typical power consumption is obtained in the nominal operating conditions and with the TUSB1210-Q1 standalone.

Table 14. Power Consumption

MODE	CONDITIONS	SUPPLY	TYPICAL CONSUMPTION	UNIT	
OFF Made		I _{VBAT}	8		
	V _{BAT} = 3.6 V, V _{DDIO} = 1.8 V, V _{DD18} = 1.8 V, CS = 0 V	3			
OFF Mode	= 1.8 V, CS = 0 V	I _{VDD18}	5	μΑ	
		I _{TOTAL}	16		
		I_{VBAT}	204		
Suppond Mode	$V_{BUS} = 5 \text{ V}, V_{BAT} = 3.6 \text{ V}, V_{DDIO} =$	I _{VDDIO}	3		
Suspend Mode	1.8 V, No clock	I _{VDD18}	3	μΑ	
		I _{TOTAL}	210		
		I_{VBAT}	24.6		
HS USB Operation	V _{BAT} = 3.6 V, V _{DDIO} = 1.8 V, V _{DD18}	I _{VDDIO}	1.89	mA	
(Synchronous Mode)	= 1.8 V, active USB transfer	I _{VDD18}	21.5	IIIA	
		I _{TOTAL}	48		
		I_{VBAT}	25.8		
FS USB Operation	V _{BAT} = 3.6 V, V _{DDIO} = 1.8 V, active	I_{VDDIO}	1.81	mA	
(Synchronous Mode)	USB transfer	I _{VDD18}	4.06	IIIA	
		I _{TOTAL}			
		I_{VBAT}	237		
Reset Mode	RESETB = 0 V, V _{BUS} = 5 V, V _{BAT}	I _{VDDIO}	3		
Reset Mode	= 3.6 V, V _{DDIO} = 1.8 V, No clock	I _{VDD18}	3	μΑ	
		I _{TOTAL}	243		



10 Layout

10.1 Layout Guidelines

- The V_{DDIO} pins of the TUSB1210-Q1 supply 1.8-V (nominal) power to the core of the TUSB1210-Q1. This
 power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- The V_{BAT} pin of the TUSB1210-Q1 supply 3.3-V (nominal) power rail to the TUSB1210-Q1. This power rail
 can be isolated from all other power rails by a ferrite bead to reduce noise.
- The V_{BUS} pin of the TUSB1210-Q1 supply 5-V (nominal) power rail to the TUSB1210-Q1. This pin is normally connected to the V_{BUS} pin of the USB connector.
- All power rails require 0.1 µF decoupling capacitors for stability and noise immunity. The smaller decoupling
 capacitors should be placed as close to the TUSB1210-Q1 power pins as possible with an optimal grouping
 of two of differing values per pin.

10.2 Layout Example




Figure 9. TUSB1210-Q1 Layout Example

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Documentation Support

SLLZ066 Silicon Errata. Describes the known exceptions to the functional specifications for the TUSB1210-Q1.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

11.5.1 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

12.1 Via Channel

The T package has been specially engineered with Via Channel technology. This allows larger than normal PCB via and trace sizes and reduced PCB signal layers to be used in a PCB design with the 0.65-mm pitch package, and substantially reduces PCB costs. It allows PCB routing in only two signal layers (four layers total) due to the increased layer efficiency of the Via Channel BGA technology.

Via Channel technology implemented on the [your package] package makes it possible to build an [your device]-based product with a 4-layer PCB, but a 4-layer PCB may not meet system performance goals. Therefore, system performance using a 4-layer PCB design must be evaluated during product design.

12.2 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

6-Feb-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
TUSB1210BRHBRQ1	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	T1210Q1	Samples
TUSB1210BRHBTQ1	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	T1210Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

6-Feb-2020

OTHER QUALIFIED VERSIONS OF TUSB1210-Q1:

www.ti.com

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1210BRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TUSB1210BRHBTQ1	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

www.ti.com 3-Aug-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB1210BRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	35.0
TUSB1210BRHBTQ1	VQFN	RHB	32	250	210.0	185.0	35.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated