

TUSB542 USB Type-C 5 Gbps Redriver 2:1 MUX

1 Features

- Provides USB 3.1 Gen-1 5 Gbps Super Speed (SS) 2:1 Mux for a USB Type-C™ Port
- Supports USB Type-C Cable and Connector Specifications
- Ultra Low-Power Architecture
 - Active 100 mA
 - U2/U3 1.3 mA
 - No Connection 300 μ A
- Selectable Equalization up to 9 dB, De-Emphasis, and Output Swing up to 6 dB
- Integrated Termination
- RX-detect Function
- Signal Monitoring for Power Management
- No Host/Device Side Requirement – Supports USB-C DFP, UFP or DRP Port
- Single Supply Voltage 1.8 V \pm 10%
- Industrial Temperature Range of $-40 - 85^{\circ}\text{C}$

2 Applications

- USB 3.1 Gen 1 SS Application
 - Phones
 - Tablets, Phablets and Notebooks
 - Docking Stations

3 Description

The TUSB542 is a dual channel USB 3.1 Gen1 (5 Gbps), also known as USB-C, re-driver supporting systems with USB Type-C™ connectors. The device offers signal conditioning plus the ability to switch the USB SS signals for the USB Type-C™ flippable connector. The TUSB542 can be controlled through the SEL pin by an external Configuration Channel Logic Controller to properly mux the signals.

The TUSB542 incorporates receiver equalization and transmitter de-emphasis to maintain signal integrity on both transmit and receive data paths. The receiver equalization offers multiple gain settings to overcome channel degradation from insertion loss and inter-symbol interference. To compensate for downstream transmission line losses, the output driver supports de-emphasis configuration. Additionally, automatic LFPS de-emphasis control allows for full compliance.

The TUSB542 offers low power consumption on a 1.8-V supply with its ultra-low power architecture. The re-driver supports low power modes, which further reduce the idle power consumption.


The USB Type-C™ re-driver is available in a small ultra-thin package, which is suitable for many portable applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TUSB542	X2QFN (18)	2.00 mm x 2.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Sample Application



Table of Contents

1 Features	1	7.2 Functional Block Diagram	13
2 Applications	1	7.3 Feature Description.....	14
3 Description	1	7.4 Device Functional Modes.....	15
4 Revision History	2	8 Application and Implementation	16
5 Pin Configuration and Functions	4	8.1 Application Information.....	16
6 Specifications	5	8.2 Typical Applications, USB Type-C Port SS MUX ...	16
6.1 Absolute Maximum Ratings	5	9 Power Supply Recommendations	22
6.2 ESD Ratings.....	5	10 Layout	22
6.3 Recommended Operating Conditions.....	5	10.1 Layout Guidelines	22
6.4 Thermal Information	5	10.2 Layout Example	22
6.5 Electrical Characteristics, Power Supply Currents....	6	11 Device and Documentation Support	23
6.6 Electrical Characteristics, DC	6	11.1 Documentation Support	23
6.7 Electrical Characteristics, Dynamic.....	7	11.2 Receiving Notification of Documentation Updates	23
6.8 Electrical Characteristics, AC.....	7	11.3 Community Resources.....	23
6.9 Timing Requirements	8	11.4 Trademarks	23
6.10 Switching Characteristics	8	11.5 Electrostatic Discharge Caution.....	23
6.11 Typical Characteristics	9	11.6 Glossary	23
7 Detailed Description	12	12 Mechanical, Packaging, and Orderable Information	23
7.1 Overview	12		

4 Revision History

Changes from Revision D (March 2017) to Revision E	Page
• Changed <i>Feature</i> From: Selectable Equalization, De-Emphasis, and Output Swing To: Selectable Equalization up to 9 dB, De-Emphasis, and Output Swing up to 6 dB	1
• Deleted <i>Feature</i> : Automatic LFPS De-Emphasis Control for USB 3.1 Compliance.....	1
• Changed <i>Feature</i> From: Can Support USB DFP, UFP or DRP Port To: Supports USB-C DFP, UFP or DRP Port.....	1
• Changed Application From: USB Type-C SS Application To: USB 3.1 Gen 1 SS Application.....	1
• Changed the <i>Simplified Schematic</i>	1
• Changed the first five paragraphs of the <i>Overview</i> section.....	12
• Changed Figure 15	16
• Changed the <i>Design Requirements</i> and the <i>Detailed Design Procedure</i> section of <i>Typical Applications, USB Type-C Port SS MUX</i> section.....	17
• Changed the <i>Design Requirements</i> and the <i>Detailed Design Procedure</i> section of <i>Typical Application: Switching USB SS Host or Device Ports</i>	20

Changes from Revision C (August 2016) to Revision D	Page
• Added a MIN value of –65 to the Storage temperature in the <i>Absolute Maximum Ratings</i> table.....	5


Changes from Revision B (January 2016) to Revision C	Page
• Changed Pin 15 To: TX_AP+ and Pin 14 To: TX_AP- in the RWQ Package image.....	4

Changes from Revision A (January 2016) to Revision B	Page
• Changed the RX_AP+ (pin 18) and RX_AP- (pin 17) I/O Type and Description to Diff output	4
• Changed the TX_AP+ (pin 15) and RX_AP- (pin 14) I/O Type and Description to Diff input	4

Changes from Original (December 2015) to Revision A
Page

• Changed the TX_AP and RX_AP pins in the <i>Simplified Schematic</i>	1
• Changed the RX_AP+, RX_AP- and TX_AP+, TX_PA- pins in the RWQ Package image	4
• Changed pin RX_AP+ number From: 15 To: 18	4
• Changed pin RX_AP- number From: 14 To: 17	4
• Changed pin TX_AP+ number From: 18 To: 15.....	4
• Changed pin TX_AP- number From: 17 To: 14	4
• Changed Table 1	12
• Changed Figure 13	12
• Changed the <i>Functional Block Diagram</i>	13
• Changed location of pins SSTXP, SSTXN and SSRXP, SSRXN in Figure 16	18

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
VDD18	5	P	1.8 V Power Supply
GND	PAD	G	Reference Ground Thermal Pad. Must connect to GND on the board.
SEL	16	Input	2:1 SS MUX control. See Table 1 for signal path settings.210kΩ internal pullup resistor. H: AP SS signals are connected to Type-C position 1 signals. L: AP SS signals are connected to Type-C position 2 signals
CNFG_A1	1	Tri-level Input	Tri-level configuration input pin A1 (for Ch 1): sets channel 1 (AP to redriver) EQ, DE and OS configurations. Pin has integrated pull-up and pull-down resistors of 105 kΩ. Refer to Table 2 for configuration settings.
CNFG_B1	4	Tri-level Input	Tri-level configuration input pin B1 (for Ch 1): sets channel 1 (AP to redriver) EQ, DE and OS configurations. Pin has integrated pull-up and pull-down resistors of 105 kΩ. Refer to Table 2 for configuration settings.
CNFG_A2	13	Tri-level Input	Tri-level configuration input pin A2 (for Ch 2): sets channel 2 (redriver to device) EQ, DE and OS configurations. Pin has integrated pull-up and pull-down resistors of 10 5 kΩ. Refer to Table 2 for configuration settings.
CNFG_B2	10	Tri-level Input	Tri-level configuration input pin B2 (for Ch 2): sets channel 2 (redriver to device) EQ, DE and OS configurations. Pin has integrated pull-up and pull-down resistors of 105 kΩ. Refer to Table 2 for configuration settings.
RX_AP+	18	Diff output	Differential output to Application Processor (AP), 5 Gbps SS positive signal
RX_AP-	17	Diff output	Differential output to AP, 5 Gbps SS negative signal
TX_AP+	15	Diff input	Differential input from AP, 5 Gbps SS positive signal
TX_AP-	14	Diff input	Differential input from AP, 5 Gbps SS negative signal
Rx_Con_1+	2	Diff input	Differential input from Type-C Connector, Position 1, SS positive signal
Rx_Con_1-	3	Diff input	Differential input from Type-C Connector, Position 1, SS negative signal
Tx_Con_1+	6	Diff output	Differential output to Type-C Connector, Position 1, SS positive signal
Tx_Con_1-	7	Diff output	Differential output to Type-C Connector, Position 1, SS negative signal
Rx_Con_2-	8	Diff input	Differential input from Type-C Connector, Position 2, SS negative signal

Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
Rx_Con_2+	9	Diff input	Differential input from Type-C Connector, Position 2, SS positive signal
Tx_Con_2+	12	Diff output	Differential output to Type-C Connector, Position 2, SS positive signal
Tx_Con_2-	11	Diff output	Differential output to Type-C Connector, Position 2, SS negative signal

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT	
Supply voltage range, V_{CC}	-0.3	2.3	V	
Voltage range at any input or output terminal	Differential I/O	-0.3	1.5	V
	CMOS Inputs	-0.3	2.3	V
Junction temperature, T_J	65	150	°C	
Storage temperature, T_{stg}	-65	105	°C	

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

	VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
V_{CC} Main power supply	1.62	1.8	1.98	V
T_A Operating free-air temperature	-40		85	°C
$C_{(AC)}$ AC coupling capacitor required for TX pins	75		200	nF
$V_{(PSN)}$ AC coupling capacitor required for TX pins			100	mV
$t_{(V_{CC_RAMP})}$ V_{CC} supply ramp requirement	0.2		40	ms
$R_{(pullup-down)}$ Pull-up/down resistor to control CNF pins			2.2	kΩ

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TUSB542		UNIT
	X2QFN (RWQ)		
	18 PINS		
$R_{\theta JA}$ Junction-to-ambient thermal resistance	83.4		°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	52		°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	49.1		°C/W
ψ_{JT} Junction-to-top characterization parameter	0.6		°C/W
ψ_{JB} Junction-to-board characterization parameter	49.1		°C/W
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	n/a		°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics, Power Supply Currents

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
ICC(ACTIVE)	Average active current; link in U0 with SuperSpeed data transmission; OS = 0.9 V; DE = 0 dB		100	130	mA
ICC(U2/U3)	Average current in U2/U3		1.3		mA
ICC(NC)	Average current with no connection No SuperSpeed device is connected to TXP/TXN		0.3		mA

6.6 Electrical Characteristics, DC

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TRI-STATE CMOS INPUTS (CNFG_A1, CNFG_B1, CNFG_A2 and CNFG_B2)						
V _{IH}	High-level input voltage		V _{CC} x 0.75			V
V _{IM}	Mid-level input voltage			V _{CC} / 2		V
V _{IL}	Mid-level input voltage				V _{CC} x 0.25	V
V _F	Floating voltage	V _{IN} = High impedance		V _{CC} / 2		V
R _(PU)	Internal pull-up resistance			105		kΩ
R _(PD)	Internal pull-down resistance			105		kΩ
I _{IH}	High-level input current	V _{IN} = 1.98 V			26	μA
I _{IL}	Low-level input current	V _{IN} = GND	-26			μA
I _{Ikg}	External leakage current (from application board + Application Processor pin high impedance) tolerance	V _{IN} = GND or V _{IN} = 1.98 V	-1		1	μA
CMOS INPUT – SEL						
V _{IH}	High-level input voltage		V _{CC} x 0.7			V
V _{IL}	Mid-level input voltage				V _{CC} x 0.3	V
I _{IH}	High-level input current	V _{IN} = 1.98 V			5	μA
I _{IL}	Low-level input current	V _{IN} = GND	-16			μA

6.7 Electrical Characteristics, Dynamic

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Differential Receiver						
$V_{(RX-DC-CM)}$	RX DC common mode voltage		0		2	V
$R_{(RX-CM-DC)}$	Receiver DC common mode impedance	Measured at connector. Present when SuperSpeed USB device detected on TX pins.	18		30	Ω
$R_{(RX-DIFF-DC)}$	Receiver DC differential impedance	Measured at connector. Present when SuperSpeed USB device detected on TX pins.	72		120	Ω
$Z_{(RX-HIGH-IMP-DC-POS)}$	DC input CM input impedance when termination is disabled.	Measured at connector. Present when no SuperSpeed USB device detected on TX pins or while V_{CC} is ramping.	25			K Ω
$V_{(RX-LFPS-DET-DIFF-P-P)}$	LFPS Detect threshold. Below min is noise.	Measured at connector. Below min is squelched.	0.1		0.3	V
$V_{(RX-CM-AC-P)}$	Peak RX AC common mode voltage	Measured at package pin.			150	mV
$C_{(RX-PARASTIC)}$	Rx Input capacitance for return loss	At package pin to AC GND.			1.1	pF
Differential Transmitter						
$V_{(TX-DIFF-PP)}$	Differential peak-to-peak TX voltage swing	OS Low, 0 dB DE		0.9		V
		OS High, 0 dB DE		1.1		V
$V_{(TX-DIFF-PP-LFPS)}$	LFPS differential voltage swing	OS Low, High	0.8		1.2	V
$V_{(TX-DE- RATIO)}$	Transmitter de-emphasis	Low		0		dB
		Mid		3.5		dB
		High		6		dB
$V_{(TX-RCV-DETECT)}$	The amount of voltage change allowed during Receiver Detection.				0.6	V
$V_{(TX-DC-CM)}$	TX DC common mode voltage	The instantaneous allowed DC common-mode voltage at connector side of AC coupling capacitor.	0		2	V
$V_{(TX-IDLE-DIFF-AC-PP)}$	AC Electrical Idle differential peak-to-peak output voltage	At package pin.	0		10	mV
$V_{(TX-IDLE-DIFF-DC)}$	DC Electrical Idle differential output voltage	At package pin. After low pass filter to remove AC component.	0		10	nV
$V_{(TX-CM-DC-ACTIVE-IDLE-DELTA)}$	Absolute DC common mode voltage between U1 and U0.	At package pin.			0.2	V
$I_{(TX-SHORT)}$	TX short-circuit current limit				60	mA
$R_{(TX-DC)}$	TX DC common mode impedance	At package pins	18		30	Ω
$R_{(TX-DIFF-DC)}$	TX DC differential impedance		72		120	Ω
$C_{(TX-PARASTIC)}$	TX input capacitance for return loss	At package pins to AC GND			1.25	pF
$T_{(jitter)}$	Total Residual Jitter (peak to peak)			12		ps

6.8 Electrical Characteristics, AC

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Xtalk	Differential Cross talk between TX and RX Signal Pairs	at 2.5 Ghz, TX to RX		-45		dB

6.9 Timing Requirements

			MIN	NOM	MAX	UNIT
$t_{IDLEEntry}$	Delay from U0 to electrical idle.	See Figure 2		6		ns
$t_{IDLEExit_U1}$	U1 exit time: break in electrical idle to the transmission of LFPS	See Figure 2		6		ns
$t_{IDLEExit_U2U3}$	U2/U3 exit time: break in electrical idle to transmission of LFPS	From the time when the far end terminations detected for both ports		1		μ s
$t_{IDLEExit_DISC}$	U2/U3 exit time: break in electrical idle to transmission of LFPS	From the time when the far end terminations detected for both ports		2		μ s
$t_{DIFF-DLY}$	Differential propagation delay.	See Figure 1		225		ps
$t_{PWRUPACTIVE}$	Time when V_{CC} reach 80% to device active				30	ms

6.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{TX-RISE-FALL}$	Transmitter rise/fall time (see Figure 3)	20% to 80% of differential output. At device pins.		80		ps
$t_{RF-MISMATCH}$	Transmitter rise/fall mismatch	20% to 80% of differential output. At device pins			2.3	ps




Figure 1. Propagation Delay Timing




Figure 2. Electrical Idle Mode Exit and Entry Delay Timing





Figure 3. Output Rise and Fall Times

6.11 Typical Characteristics

6.11.1 1-Inch Pre Channel



880 mV

5 Gbps

Figure 4. Input Signal: 1-Inch Input Trace




Figure 5. Output Signal: 12-Inches Output Trace





Figure 6. Output Signal: 16-Inches Output Trace

TUSB542

SLLSER3E –DECEMBER 2015–REVISED JUNE 2017

www.ti.com

6.11.2 24-Inch Pre Channel



880 mV

5 Gbps

Figure 7. Input Signal: 24-Inch Input Trace




Figure 8. Output Signal: 12-Inches Output Trace





Figure 9. Output Signal: 24-Inches Output Trace

6.11.3 32-Inch Pre Channel



880 mV

5 Gbps

Figure 10. Input Signal: 32-Inch Input Trace




Figure 11. Output Signal: 12-Inches Output Trace




Figure 12. Output Signal: 24-Inches Output Trace

7 Detailed Description

7.1 Overview

TUSB542 is an active re-driver for USB 3.1 Gen1 applications; it supports Type-C applications, as well as switching between two Hosts and one device (or vice versa). The device is a dual channel USB 3.1 Gen1 (5 Gbps) re-driver supporting systems with USB Type-C connectors. The TUSB542 can be controlled through the SEL, ideal to be controlled using an external Configuration Channel Logic or Power Delivery Controller to properly mux the signals in Type-C applications.

When 5 Gbps Super Speed USB signals travel across a PCB or cable, signal integrity degrades due to loss and inter-symbol interference. The TUSB542 recovers incoming data by applying equalization that compensates for channel loss, and drives out signals with a high differential voltage. This extends the possible channel length, and enables systems to pass USB 3.1 compliance.

The TUSB542 advanced state machine makes it transparent to hosts and devices. After power up, the TUSB542 periodically performs receiver detection on the TX pair. If it detects a SS USB receiver, the RX termination is enabled, and the TUSB542 is ready to re-drive.

The TUSB542 operates over the industrial temperature range of -40°C to 85°C in the 2 mm x 2.4 mm X2QFN package. The device ultra-low power architecture operates at a 1.8-V power supply. The automatic LFPS DeEmphasis control further enables the system to be USB 3.0 compliant. An advanced state machine inside the device monitors the USB SS traffic to perform enhanced power management to operate in no-connect, U2, U3 and active modes.

The USB Type-C connector is designed to allow insertion either upside-up or downside-up. The TUSB542 supports this feature by routing the AP signals to one of two output channels. The SEL input control defines the way that the AP side signals is routed on the re-driver device side. [Table 1](#) lists the active MUX configurations based on the SEL input.

Table 1. USB SS MUX Control

SEL	Tx_Con_1	Rx_Con_1	Tx_Con_2	Rx_Con_2
H	TX_AP	RX_AP	GND	GND ⁽¹⁾
L	GND	GND ⁽¹⁾	TX_AP	RX_AP

(1) Terminated through 50 K (minimum) resistors

The TUSB542 has flexible configurations to optimize the device using GPIO control pins. [Figure 13](#) shows a typical signal chain for mobile applications. Channel 1 is between Application Processor (AP) and TUSB542, Channel 2 is between the TUSB542 re-driver and the downstream device. The CNFG_A1 and CNFG_B1 pins provide signal integrity configuration settings for channel 1, while CNFG_A2 and CNFG_B2 pins control the operation of Channel 2. as depicted in [Table 2](#).





Figure 13. Typical Channels

The receiver (RX) of the device provides the flexibility of 0, 3, 6 and 9 dB of equalization, while the transmitter (TX) provides the options of 0, 3.5 or 6 dB De-Emphasis. The transmitter also supports output swing settings of 900 mV and 1.1 V.

Table 2. Device Signal Conditioning Configuration Settings for TUSB542

Ch1 (AP-Redriver)		DE_AP (dB)	OS_AP (V)	EQ_AP (dB)	Ch2 (Redriver-Conn)		DE_Conn (dB)	OS_Conn (V)	EQ_Conn (dB)
CNFG_A1	CNFG_B1				CNFG_A2	CNFG_B2			
Low	Low	3.5	1.1	3	Low	Low	6	1.1	0
	Float	3.5	0.9	3		Float	3.5	1.1	0
	High	0	1.1	3		High	3.5	0.9	0
Float	Low	0	0.9	3	Float	Low	6	0.9	0
	Float	3.5	1.1	0		Float	3.5	1.1	6
	High	.35	0.9	0		High	3.5	0.9	6
High	Low	0	1.1	0	High	Low	6	1.1	6
	Float	0	0.9	0		Float	6	0.9	6
	High	6	1.1	6		High	6	1.1	9

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Receiver Equalization

The purpose of receiver equalization is to compensate for channel insertion loss and inter-symbol interference in the system before the input of the TUSB542 receiver. The receiver overcomes these losses by providing gain to the high frequency components of the signals with respect to the low frequency components. The proper gain setting should be selected to match the channel insertion loss before the receiver input of the TUSB542.

7.3.2 De-Emphasis Control and Output Swing

The output differential drivers of the TUSB542 provide selectable De-Emphasis and output swing in order to achieve USB3.1 compliance, these options are configurable by means of 3-state control pins, and its available settings are listed on the [Table 2](#). The level of de-emphasis required in the system depends on the channel length after the output of the re-driver. [Figure 14](#) shows transmit bits with De-Emphasis.




Figure 14. Transmitter Differential Voltage in Presence of De-Emphasis

7.3.3 Automatic LFPS Detection

The TUSB542 features an intelligent low frequency periodic signaling (LFPS) controller. The controller senses the low frequency signals and automatically disables the driver de-emphasis, for full USB3.1 compliance.

7.3.4 Automatic Power Management

The TUSB542 deploys RX detect, LFPS signal detection and signal monitoring to implement an automatic power management scheme to provide active, U2/U3 and disconnect modes. The automatic power management is driven by an advanced state machine, which is implemented to manage the device such that the re-driver operates smoothly in the links.

7.4 Device Functional Modes

7.4.1 Disconnect Mode

The Disconnect mode is the lowest power state of the TUSB542. In this state, the TUSB542 periodically checks for far-end receiver termination on both TX. Upon detection of the far-end receiver's termination on both ports, the TUSB542 will transition to U0 mode.

7.4.2 U Modes

7.4.2.1 U0 Mode

The U0 mode is the highest power state of the TUSB542. Anytime super-speed traffic is being received, the TUSB542 remains in this mode.

7.4.2.2 U2/U3 Mode

Next to the disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB542 periodically performs far-end receiver detection.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

TUSB542 is a USB 3.1 G1 5 Gbps super speed 1:2 or 2:1 redriver de-multiplexer/multiplexer for RX and TX differential pairs. The device is host/device side agnostic and can be used for host or device switching.

8.2 Typical Applications, USB Type-C Port SS MUX

TUSB542 is optimized for USB Type-C port. The device provide multiplexing to select appropriate super speed RX and TX signal pairs resulting from Type-C plug orientation flipping. A companion USB PD or CC controller provides the MUX selection. The device can be used part of UFP, DFP or DRP Type-C port. [Figure 15](#) illustrates typical Type-C applications.




Figure 15. USB Type-C Host (Device) Application

Typical Applications, USB Type-C Port SS MUX (continued)

8.2.1 Design Requirements

For this design example, use the parameters shown in [Table 3](#).

The configured value depends on the physical channel (PCB layout) Equalization 0, 3, 6, 9 dB (5 Gbps) The configured value depends on the physical channel (PCB layout) De-Emphasis 0, -3.5, -6 dB The configured value depends on the physical channel (PCB layout) Differential impedance 72 - 120 Ω .

Table 3. Design Parameters

PARAMETER	VALUE	COMMENT
VDD18	1.8 V	
AC Coupling Capacitors for SS signals	100 nF	75-200nF range allowed. TUSB542 biases both input and output common mode voltage, hence ac-coupling caps as required on both sides. Note: TX pairs need to be biased at the connector.
Pull-up/down resistor to control CNF pins	4.7 k Ω	
Input voltage range	100 mV to 1200 mV	
Output voltage range	900 mV to 1100 mV	

8.2.2 Detailed Design Procedure

[Figure 16](#) shows an example implementation of a USB Type-C DRP port using TUSB542. Texas Instruments TUSB322 is shown here as channel configuration (CC) controller. Note connections for CNFG pins of TUSB542 is example only. The connection of the CNFG pins is application dependent; refer to the [Table 2](#), where the user can find the available settings.


It is recommended to run an overall system signal integrity analysis, in order to estimate the channel loss and configure the re-driver. It is also recommended to have pull-up and pull-down option on the configuration pins for debug and testing purposes.

The signal integrity analysis must determine the following:

- Equalization (EQ) setting
- De-Emphasis (DE) setting
- Output Swing Amplitude (OS) setting

The equalization must be set based on the insertion loss in the pre-channel (channel before the TUSB542 device). The input voltage to the device is able to have a large range because of the receiver sensitivity and the available EQ settings.

The De-emphasis setting must be set based on the length and characteristics of the post channel (channel after the TUSB542 device).



Copyright © 2016, Texas Instruments Incorporated

Figure 16. USB-C DRP Implementation Using TUSB542 and TUSB322/TUSB321

8.2.3 Application Curves




Figure 17. Measurement Setup




Figure 18. Input Signal: 12 Inch Input Trace (Eye Diagram at the Re-driver input)




Figure 19. Output Signal: 12 Inch Output Trace (Eye Diagram at the DCAX)




Figure 20. Input Signal: 24 Inch Input Trace (Eye Diagram at the Re-driver input)





Figure 21. Output Signal: 24 Inch Output Trace (Eye Diagram at the DCAX)

8.2.4 Typical Application: Switching USB SS Host or Device Ports

TUSB542, being USB SS mux/demux, can be used for host or device switching. Figure 22 illustrates how the device can be used:



Copyright © 2016, Texas Instruments Incorporated

Figure 22. Muxing Two Host (Device) Port

8.2.4.1 Design Requirements

For this design example, use the design parameters shown in Table 4.

The configured value depends on the physical channel (PCB layout) Equalization 0, 3, 6, 9 dB (5 Gbps) The configured value depends on the physical channel (PCB layout) De-Emphasis 0, -3.5, -6 dB The configured value depends on the physical channel (PCB layout) Differential impedance 72 - 120 Ω

Table 4. Design Parameters

PARAMETER	VALUE	COMMENT
VDD18	1.8 V	
AC Coupling Capacitors for SS signals	100 nF	75-200nF range allowed. TUSB542 biases both input and output common mode voltage, hence ac-coupling caps as required on both sides. Note: TX pairs need to be biased at the connector.
Pull-up/down resistor to control CNF pins	4.7 kΩ	
Input voltage range	100 mV to 1200 mV	
Output voltage range	900 mV to 1100 mV	

8.2.4.2 Detailed Design Procedure

Figure 16 shows an example implementation of a USB Type-C DRP port using TUSB542. Texas Instruments TUSB322 is shown here as channel configuration (CC) controller. Note connections for CNFG pins of TUSB542 is example only. The connection of the CNFG pins is application dependent; refer to the Table 2, where the user can find the available settings.

It is recommended to run an overall system signal integrity analysis, in order to estimate the channel loss and configure the re-driver. It is also recommended to have pull-up and pull-down option on the configuration pins for debug and testing purposes.

The signal integrity analysis must determine the following:

- Equalization (EQ) setting
- De-Emphasis (DE) setting
- Output Swing Amplitude (OS) setting

The equalization must be set based on the insertion loss in the pre-channel (channel before the TUSB542 device). The input voltage to the device is able to have a large range because of the receiver sensitivity and the available EQ settings.

The De-emphasis setting must be set based on the length and characteristics of the post channel (channel after the TUSB542 device).

The output swing setting can also be configured based on the amplitude needed to pass the compliance test. This setting is also based on the length of interconnect or cable the TUSB542 is driving.

Refer to the [Table 2](#) for a detailed description on how to configure the CONFIG_A1/A2 and CONFIG_B1/A2 terminals, in order to achieve the desired EQ, OS and DE settings.

8.2.4.3 Application Curves

For this design example, use the application curves shown in [Application Curves](#).

9 Power Supply Recommendations

TUSB542 has internal power on reset circuit to provide clean reset for state machine provided supply ramp and level recommendations are met.

10 Layout

10.1 Layout Guidelines

- RXP/N and TXP/N pairs should be routed with controlled 90-Ohm differential impedance ($\pm 15\%$).
- Keep away from other high speed signals.
- Intra-pair routing should be kept to within 2 mils.
- Length matching should be near the location of mismatch.
- Each pair should be separated at least by 3 times the signal trace width.
- The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- Do NOT route differential pairs over any plane split.
- Adding Test points will cause impedance discontinuity, and therefore; negatively impacts signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

10.2 Layout Example




Figure 23. Example Layout

11 Device and Documentation Support

11.1 Documentation Support

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB542RWQR	ACTIVE	X2QFN	RWQ	18	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	54	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB542RWQR	X2QFN	RWQ	18	3000	179.0	8.4	2.25	2.65	0.53	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB542RWQR	X2QFN	RWQ	18	3000	195.0	200.0	45.0




RWQ0018A

PACKAGE OUTLINE

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RWQ0018A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS

4221962/B 06/2016

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).

EXAMPLE STENCIL DESIGN

RWQ0018A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL

EXPOSED PAD
88% PRINTED SOLDER COVERAGE BY AREA
SCALE:30X

4221962/B 06/2016

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.