

Product Specification

Part Name: 5.48 inch AMOLED Module Customer Part ID: Topovision Part ID: TVA0548FH107GG Ver: A

Customer:

Approved by

From: Topovision Technology Co., Ltd.

Approved by

Notes:

- 1. Please contact Topovision Technology Co., Ltd. before assigning your product based on this module specification
- 2. The information contained herein is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by Topovision Technology Co., Ltd. for any intellectual property claims or other problems that may result from application based on the module described herein.



Contents

	Revisio	n History	3
1	Gene	ral Specifications	4
2	Input/	output Terminals	5
3	2.1 2.2 2.3 2.4 Absol	Main FPC Pin Assignment TP FPC Pin Assignment-On-cell TP Input / Output Signal Interface Circuit block diagram (Display) MCU and Display Module Interface Conflagration ute Maximum Ratings	
4	3.1 Electr	Driving AMOLED Panel	8 8
	4.1	Driving AMOLED Panel	8
5	Ta=2: AC C	۵°C haracteristics	8 8
6	5.1 5.2 5.3 Reco	MIPI Interface Characteristics Display RESET Timing Characteristics TE Timing Characteristics mmended Operating Sequence	
7	6.1 6.2 Applic	Display Power on / off Sequence Brightness control cation Circuit	
8	Optic	al Characteristics Optical Specification	
9	Enviro	onmental / Reliability Test	23
10	Qualit	ty Level	24
	10.1 10.2 10.3 10.4	AMOLED Module of Characteristic Inspection Sampling Procedures for each item acceptance table Inspection Item Inspection standard for cover	
11	Mech	anical Drawing	
12	Preca	nutions for Use of AMOLED Modules	
	12.1 12.2 12.3	Handling Precautions: Storage Precautions: Transportation Precautions:	34 34 34



Revision History

Rev.	Date	Contents	Written	Approved
А	2017/09/12	Preliminary Specification	ZHENG	YUAN

Special Notes

Note1.	





1 General Specifications

	Feature	Spec	Remark
	Screen Size (inch)	5.48	
	Display Mode	AMOLED	
	Resolution(dot)	1080(W)×1920(H)	
	Active Area(mm)	68.256(W)×121.344 (H)	
Display Spec	Pixel Pitch (um)	94.8 (W)×63.2(H)	
	Technology Type	LTPS	
	Color Depth	16.7M	
	Interface	MIPI 4LANE	
	Surface Treatment	Hard Coating	
Machanical	With TP/Without TP	WithTP(on Cell)	
Characteristi	Module Outline Dimension(W x H x D) (mm)	70.356(W)x127.344(H)x0.643(D)	
63	Weight (g)	TBD	
Electronic	Driver IC(Type)	RM67198	
Electronic	Touch IC(Type)	GT1151	

Note 1: Requirements on Environmental Protection: RoHS.



2 Input/output Terminals

2.1 Main FPC Pin Assignment

FPC connector: FP270H-039G1AM ZIF Connector.

No	Symbol	I/O	Description		
1	GND	GND	Ground		
2	GND	GND	Ground		
3	GND	GND	Ground		
4	VBAT	Р	Power Supply for Power IC		
5	VBAT	Р	Power Supply for Power IC		
6	VBAT	Р	Power Supply for Power IC		
7	VBAT	Р	Power Supply for Power IC		
8	VBAT	Р	Power Supply for Power IC		
9	GND	GND	Ground		
10	VPP	Р	Power supply for MTP Programming or Erase. If it is not used please open it.		
11	NC		NC		
12	GND	GND	Ground		
13	D3P	I/O	MIPI data lane		
14	D3N	I/O	MIPI data lane		
15	GND	GND	Ground		
16	D0P	I/O	MIPI data lane		
17	D0N	I/O	MIPI data lane		
18	GND	GND	Ground		
19	CLKP	I	MIPI clock lane		
20	CLKN	I	MIPI clock lane		
21	GND	GND	Ground		
22	D1P	I/O	MIPI data lane		
23	D1N	I/O	MIPI data lane		
24	GND	GND	Ground		
25	D2P	I/O	MIPI data lane		
26	D2N	I/O	MIPI data lane		
27	GND	GND	Ground		
28	RESET	-	Display reset. Active low.		
29	VDDIO	Р	Power supply for display logic circuits		
30	VCI_3.3V	Р	Power supply for display analog circuits		
31	NC		NC		
32	GND	GND	Ground		
33	TSP_2.8V	Р	Analog Power for TP		
34	TSP_1P8V	Р	Power supply for display logic circuits		



35	TSP_SDA	I/O	SDA pin for TP
36	TSP_SCL	Ι	SCL pin for TP
37	TSP_RESET	Ι	Reset Pin for TP, Active low.
38	TSP_ATTN	Ι	ATTN pin for TP
39	GND	GND	Ground

Note: I=Input; O=Output; P=Power; I/O=Input / Output

2.2 TP FPC Pin Assignment-On-cell TP Input / Output Signal Interface

No	Symbol	I/O	Description		
1	GND	GND	Ground		
2	TSP_INT	I/O	I/O INT pin for TP		
3	TSP_RESET	I Reset Pin for TP, Active low			
4	TSP_SCL	I/O	SCL pin for TP		
5	TSP_SDA	I/O	SDA pin for TP		
6	GND	GND	Ground		
7	NC	/	/		
8	TSP_AVDD_3.3V	Power	Power Analog Power for TP		

2.3 Circuit block diagram (Display)





2.4 MCU and Display Module Interface Conflagration





3 Absolute Maximum Ratings

3.1 Driving AMOLED Panel

Maximum Ratings (Voltage Referenced to VSS) Vss=0V, Ta=25°C

Item	Symbol	MIN	MAX	Unit
Analog Power supply	VCI	-0.3	+5.0	V
Logic Power supply	VDDIO	-0.3	+4.0	V
Power IC Power Supply	VBAT	-	+4.5	V

Note: Functional operation should satisfy the limits in the Electrical Characteristics tables or Pin

Description section. If the module exceeds the absolute maximum ratings, permanent damage may occur. Besides, if the module is operated with the absolute maximum ratings for a long time, the reliability may also

drop.

4 Electrical Characteristics

4.1 Driving AMOLED Panel

Ta=25℃

ltem	Symbol	MIN	TYP	MAX	Unit	
Logic Power supply		VDDIO	1.65	1.8	3.30	V
Analog Power supply		VCI	2.65	2.8	3.60	V
Power IC Power Supply		VBAT	2.90	3.7	4.50	V
Input Signal Voltage	High Level	VIH	0.80*VDDIO	-	VDDIO	V
input Signal Voltage	Low Level	VIL	0.00	-	0.20*VDDIO	V
Output Signal Voltage	High Level	VOH	0.80*VDDIO	-	VDDIO	V
Output Signal Voltage	Low Level	VOL	0.00	-	0.20*VDDIO	V
		I _{VBAT}		TBD		mA
Normal		I _{VCI}	-	2.6	3.5	mA
			-	28	60	mA
Stand-by		I _{VCI}	-	38	100	uA
		-	259	800	uA	



5 AC Characteristics

5.1 MIPI Interface Characteristics HS Data Transmission Burst



HS clock transmission







Bus turnaround (BAT) from MPU to display module timing





Timing Parameters

Parameter	Description			in	Тур	Max		Unit
T _{CLK-POST}	Time that the transmitter continues to se	end	60)ns + 52*UI				ns
	HS clock after the last associated Data							
	Lane has transitioned to LP Mode. Inter	val						
	is defined as the period from the end of							
	T _{HS-TRAIL} to the beginning of T _{CLK-TRAIL}							
T _{CLK-TRAIL}	Time that the transmitter drives the HS-	0	60)				ns
	state after the last payload clock bit of a	HS						
	transmission burst.							
T _{HS-EXIT}	Time that the transmitter drives LP-11		30	0				ns
	following a HS burst.							
T _{CLK-TERM-EN}	Time for the Clock Lane receiver to ena	ble	Tir	me for Dn to		38		ns
	the HS line termination, starting from the	e	rea	ach V _{TERM-EN}				
	time point when Dn crosses V _{IL,MAX} .							
T _{CLK-PREPARE}	Time that the transmitter drives the Cloo	ck	38	3		95		ns
	Lane LP-00 Line state immediately befo	ore						
	the HS-0 Line state starting the HS							
	transmission.							
T _{CLK-PRE}	Time that the HS clock shall be driven b	у	8					UI
	the transmitter prior to any associated D	Data						
	Lane beginning the transition from LP to	b						
	HS mode.							
T _{CLK-PREPARE}	T _{CLK-PREPARE} + time that the transmitter		30	00				ns
+ T _{CLK-ZERO}	drives the HS-0 state prior to starting th	е						
	Clock.							
T _{D-TERM-EN}	Time for the Data Lane receiver to enable	ble	Ti	me for Dn to		35 ns +4	*UI	
	the HS line termination, starting from the	е	rea	ach V _{TERM-EN}				
ļ	time point when Dn crosses V _{IL,MAX} .							ļ
T _{HS-PREPARE}	Time that the transmitter drives the Date	а	40)ns + 4*UI		85 ns + 6	5*UI	ns
	Lane LP-00 Line state immediately before	ore						
	the HS-0 Line state starting the HS							
	transmission							
T _{HS-PREPARE}	$T_{HS-PREPARE}$ + time that the transmitter		14	l5ns + 10*UI				ns
+ T _{HS-ZERO}	drives the HS-0 state prior to							
	transmitting the Sync sequence.							
T _{HS-TRAIL}	Time that the transmitter drives the flipp	ed	60)ns + 4*UI				ns
	differential state after last payload data	bit						
	of a HS transmission burst							ļ
Parameter	Description	Min		Тур		Max	Unit	Notes
LPX(M)	I ransmitted length of any Low-Power	50				150	ns	1,2
–	State period of MCU to display module	T				0*T		2
TA-SURE(M)	the L D 10 state before transmitting the	LPX	(M)			Z [~] T _{LPX(M)}	ns	2
	Bridge state (LP-00) during a Link							
	Turnaround							
	Transmitted length of any Low-Power	50				150	ns	1.2
· LFX(D)	state period of display module to MCU	•••						.,_
T _{TA-GET(D)}	Time that the display module drives the			5*TLPX(D)			ns	2
	Bridge state (LP-00) after accepting							
	control during a Link Turnaround.							
T _{TA-GO(D)}	Time that the display module drives the			4*T _{LPX(D)}			ns	2
	Bridge state (LP-00) before releasing			-				
	control during a Link Turnaround.							
T _{TA-SURE(D)}	Time that the MPU waits after the LP-10	T _{LPX}	(D)			$2^{TLPX(D)}$	ns	2
	state before transmitting the Bridge							
	state (LP-00) during a Link Turnaround.			1				1



5.2 Display RESET Timing Characteristics Reset input timing:



VDDIO=1.65 to 3.3V, VDD=2.7 to 3.6V, AGND=DGND=0V, Ta=-40 to 85°C

Timing Parameters

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
t _{RESW}	*1) Reset low pulse width	RESX	10	-	-	-	μs
	t _{REST} *2) Reset complete time	-	-	-	5	When reset applied during Sleep in mode	ms
REST		-		-	120	When reset applied during Sleep out mode	ms

Note1.Spike caused by an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5µs	Reset Rejected
Longer than 10µs	Reset
Between 5µs and 10µs	Reset starts (It depends on voltage and temperature condition.)

Note 2. During the resetting period, the display will be blank (The display is entering blanking sequence, whose maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains blank in Sleep In –mode) and then return to Default condition for H/W reset.

Note 3. During Reset Complete Time, data in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time (tREST) within 5ms after a rising edge of RESX.

Note 4. Spike Rejection also applies during a valid reset pulse as shown below:



Note 5. It is necessary to wait 5 msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120 msec.



5.3 TE Timing Characteristics

Mode1, The Tearing Effect Output line consists of V-Blanking information only.



Tvdh = The LCD display is not updated from the frame memory. Tvdl = The LCD display is updated from the frame memory.



6 Recommended Operating Sequence

- 6.1 Display Power on / off Sequence
 - 6.1.1 Power On Sequence



6.1.2 Power Off Sequence





6.2 Brightness control

In at/Dava		Address			Description	
inst/Para	R/W	MIPI	IPI Other Date Type Des		Description	
BRTCTRL	W	51h	5100h	Hex	Value form 0~255(FF)	



7 Application Circuit

Concerning ELVDD&ELVSS & AVDD power supply schematic, the Triple DC/DC converter TPS65651A/ RT4722 is recommended. The application schematics and external components are as below.



Description	Part Reference	Manufacturer	Manufacturer PN
10-E 10V +20% XEP 0402		Murata	GRM155R61A106ME44D
100F, 10V, ±20%, XSK, 0402		Manufacturer Manufacturer Amufacturer Murata GRM155R61A106M Samsung CL05A106MP5NUN 成育科技 ACDNR252010UP-1 科明电子 KMPHS252010-100 成育科技 ACDMR252010T-44 利明电子 KMPHS252010-4R7 TI TPS65651 A RICHTEK RT4722	CL05A106MP5NUNC
Power Inductor 10uH 20% (\$2520	11	成育科技	ACDNR252010UP-100MT
Power Inductor, 100H, 20%, 132320		科明电子	KMPHS252010-100M
Power Inductor 4 7uH 20% 152520	1212	成育科技	ACDMR252010T-4R7MT
Power Inductor, 4.70H, 20%, L32320	12 15	Murata GRM155R61A106ME44E Samsung CL05A106MP5NUNC 成育科技 ACDNR252010UP-100M 科明电子 KMPHS252010-100M 成育科技 ACDMR252010T-4R7MT 科明电子 KMPHS252010-4R7MT 科明电子 KMPHS252010-4R7MT 科明电子 KMPHS252010-4R7MT 和明电子 KMPHS252010-4R7MT RICHTEK RT4722	KMPHS252010-4R7M
		ТΙ	TPS65651 A
QFN16 (3.0x3.0)	U1		1
		RICHTEK	RT4722



8 Optical Characteristics Optical Specification

ltem		Symbol	Condition	Min	Тур	Max	Unit	Remark
		θT		80				
View Angle		θΒ		80			Degree	Note 2
		θL	CK210	80			Degree	CS2000A
		θR		R≥10 $\frac{80}{80}$ Degree $\frac{Note 2}{Test Equipment: CS2000A}$ $\frac{80}{80}$ Degree $\frac{Note 1}{CS2000A}$ $\frac{9=0^{\circ}}{10000}$ $\frac{10000}{1000}$ $$	002000, (
Contrast Rat	tio	CR	θ=0°	10000				Note1 Note3 Test Equipment: CS2000A
		T _{ON}						Note1
Response Ti	me	TOFF	25 ℃			1	ms	Note4 Test Equipment: Admesy MSE
		x		(0.280)	(0.300)	(0.320)		
	VVIILE	у		(0.300)	(0.320)	(0.340)]	
	Pod	x		(0.625)	(0.655)	(0.685)]	Test Equipment:
Chromaticity	, <u> </u>	у		(0.315)	(0.345)	(0.375)]	Note: Chromaticity
Chilomaticity	Croon	x		(0.210)	(0.250)	(0.290)]	can be modified
	Green	У		(0.670)	(0.710)	(0.750)		according to customer
	RIUA	x		(0.105)	(0.135)	(0.165)		
	Diue	у		(0.030)	(0.060)	(0.090)		
Uniformity		U		75			%	Note1 Note6 luminance of center point is 350±35nits Test Equipment: CS2000A
NTSC				90	100		%	Note5
Luminance		L		280	350	420	Cd/m ²	Note1 Note7 Test Equipment: CS2000A



Cross-talk			3	%	Note8 L≤350nits Test Equipment: CS2000A
Gamma	2.0	2.2	2.4		Gamma=2.2±0.2 (L≤350nits); Gamma Self-adjustment (L> 350nits) Test Equipment: CS2000A

Test Conditions:

the ambient temperature is 25° C.

1. The test systems refer to Note1 and Note2.



Note 1: Definition of optical measurement system.

The optical characteristics should be measured in dark room. The optical properties are measured at the center point of the AMOLED screen. All input terminals AMOLED panel must be ground when measuring the center area of the panel.



Note 2: Definition of viewing angle range and measurement system.



Fig. 1 Definition of viewing angle



Note 3: Definition of contrast ratio

 $Contrast ratio(CR) = \frac{Lumin ance measured when LCD is on the "white" state}{Lumin ance measured when LCD is on the "Black" state}$

"White state ": A state where the AMOLED should be driven by Vwhite.

"Black state": A state where the AMOLED should be driven by Vblack.

Note 4: Definition of response time

The response time is defined as the AMOLED optical switching time interval between "White" state and "Black" state. Rise time (T_{ON}) is the time between photo detector output intensity changing from 90% to 10%. And fall time (T_{OFF}) is the time between photo detector output intensity changing from 10% to 90%.



Note 5: Definition of color chromaticity (CIE1931)

Color coordinates are measured at the center point of AMOLED.



Note 6: Definition of luminance uniformity

Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity(U) = Lmin/ Lmax

L-----Active area length W----- Active area width



Fig. 2 Definition of uniformity

Lmax: The measured maximum luminance of all measurement position.

Lmin: The measured minimum luminance of all measurement position.

Note 7: Definition of luminance:

Measure the luminance of white state at the center point.

Note 8: Cross Talk

- A. Measure luminance at the position, P0.
- B. Calculate cross talk as below equation.









(b) L_{W_ON}, L_{B_ON} measuring pattern



9 Environmental / Reliability Test

No	Test Item	Condition	Remark
1	High Temperature Operation	+60℃, 120hrs	IEC60068-2-2,GB2423.2
2	Low Temperature Operation	-20℃, 120hrs	IEC60068-2-1 GB2423.1
3	High Temperature Storage	+70℃, 120hrs	IEC60068-2-2 GB2423.2
4	Low Temperature Storage	-30℃, 120hrs	IEC60068-2-1 GB2423.1
5	High Temperature & High Humidity Operation	60℃, 90% RH,120hrs	IEC60068-2-78 GB/T2423.3
6	Thermal Shock (Non-operation)	-40(℃)/30(min) ~+80 (℃)/30(min), Change time:10min, 30Cycles	Start with cold temperature, End with high temperature, IEC60068-2-14,GB2423.22
7	Electro Static Discharge (Operation)	C=150pF, R=330 Ω , 5points/panel Air:±8KV, 5times; Contact:±4KV, 5 times; (Environment: 15°C~35°C, 30%~60%, 86Kpa~106Kpa).	IEC61000-4-2 GB/T17626.2



10 Quality Level

10.1 AMOLED Module of Characteristic Inspection

The environmental condition and visual inspection shall be conducted as below:

- (1) Ambient temperature: 20~26°C
- (2) Humidity: $55 \pm 10\%$ RH
- (3) Ambient light intensity of visual inspection: 800 ~ 1200 lux
- (4) Ambient light intensity of function inspection: ≤200 lux
- (5) Viewing Distance: 30 ± 5 cm
- (6) Viewing angle (tolerance): ±30°
- (7) Inspection time: $10 \pm 2 \sec$

10.2 Sampling Procedures for each item acceptance table

Defect type	Sampling Procedures	AQL
Major defect	GB/T2828.1-2012 Inspection level II normal inspection single sample inspection	0.65
Minor defect	GB/T2828.1-2012 Inspection level II normal inspection single sample inspection	1.0

Major defect:

Any defect may result in functional failure, or reduce the usability of product for its purpose, such as electrical failure, deformation and so on.

Minor defect

A defect does not reduce the usability of product for its intended purpose, such as dot defect and so on.

The criteria on major and/or minor judgment will be according with the classification of defects.



10.3 Inspection Item

No.	Item	Area	C	Criterion of	Defect		Defect type
			Туре	[DS	Acceptabl e number	
			Bright Dot	≥1(Omm	0	
1	Dot Defect	AA	Dark Dot	≥1(Omm	4	Minon
			Dark Dot (≥two connections)	≥1(Omm	0	Minor
2	No Display	AA		/		Not allowed	Major
3	Abnormal Display	AA		/		Not allowed	Major
4	Normally white	AA		/		Not allowed	Major
			single line	Brig	ght line	Not allowed	
		single line		Da	rk line	Not allowed	
5			Brig	ght line	Not allowed	Major	
5				Da	rk line	Not allowed	Major
		Half-Line		Bright line		Not allowed	
				Da	rk line	Not allowed	
6	ELA Mura	AA	See limit sample(under 64 gi	ray-scale whit	te screen)	Major
7	Color Mura	AA	See limit sar	nple(under	full white scr	een)	Major
8	Edge Mura	AA	See limit sar	nple(under	full white scr	een)	Major
9	Water Ripple	AA		See limit sa	ample		Major
10	View Angle	AA	See limit sar	nple(under	full white scr	een)	Major
11	Low Gray White Mura	AA	See limit sample(u	inder 128 g	ray-scale whi	ite screen)	Major
12	S Line Mura	AA	Not allowed une	der 128 gra	ay-scale white	escreen	Major
13	White Mura	AA	Not allowed une	der 128 gra	ay-scale white	escreen	Major
14	Dot Black Mura	AA	See limit sample(under 96 gr	ray-scale whit	te screen)	Major
15	Massive Black Mura	AA	See limit sample(u	inder 128 g	ray-scale whi	ite screen)	Major
16	Ribbon Mura	AA	See limit sample(under 64 gr	ray-scale whit	te screen)	Major
17	Switching-Screen Black Mura	AA	Black dot is allowe not allow	ed under 32 <u>red under</u> 2	2 gray-scale, v 255 gray-scale	white dot is e.	Major
18	TP	AA	TP function N	١G	Not all	owed	Major



			Orther Area	Z(mm	ו)	Y(mm)	X(mm)	Acceptabl e number		
	Edge/Side		not including two edges in LTPS Glass or four edges in Encap Glass	< T		Not extende d to circuit Area or Frit	≤2.0	<5	Minor	
19	breakage	OA	Two edges in LTPS Glass & four edges in Encap Glass	See a	atta	chment		<5	Minor	
20	Glass crack	Whole area	/				Not allowed	Major		
			W (mm)		L	(mm) I	DS (mm)	Acceptabl e number		
		АА	W≤0.03		L	<5.0	≥10	Ignore	Minor	
21					L	.≤2.0	≥10	Ignore		
21	Panel Scratch		0.03 <w≤0.05< td=""><td>2 L</td><td>2.0< .≤5.0</td><td>≥10</td><td>2</td><td>WIITIOT</td></w≤0.05<>		2 L	2.0< .≤5.0	≥10	2	WIITIOT	
			0.05 <w< td=""><td>1</td><td></td><td>-</td><td>0</td><td>0</td><td></td></w<>	1		-	0	0		
					L	.>5.0	0	0		
22	Frit Encapsulation	FA	Frit width	uniform	nity. b	It should reakage	not have b	oubble or	Minor	
23	Protective film Scratch	Whole area	No	control	un	less Injur	y to the bo	dy	Minor	
24	Protective film starved /overflow glue/ galling	Whole area			Ν	lo contro	I		Minor	
25	Bubble in Protective film	Whole area	Cover film protective film bubble is not controlled, polarizer protective film bubble: phone does not allow, watch no control						Minor	
26	Protective film dirt	Whole area	Not allowed dirts that not to be wiped					Minor		
27	Polarizer crease / indentation	AA		S	See	limit san	ple		Minor	
28	Polarizer edge overflow	OA		No	cor	ntrol W≤0	.2mm		Minor	
29	Easy to tear	Cover front	Function is Wrinkles, bur	s invali nps, dir i	d, d t, p s no	lamaged unching ot contro	leaked no bad, burr, o led	t allowed verflow glue	Minor	
30	Composite tape	LTPS	Don't go beyo	nd the	edo	ge of pan	el.		Minor	



Don't have breakage. No control unless concave and salient dots affect assembling. No control when the dimensions conform to the drawing	
No control unless concave and salient dots affect assembling.	
assembling.	
No control when the dimensions conform to the drawing	
requirements.	
Not allowed dirts and particles that not to be wiped,	
particles see the dot and line sample.	
No control unless galling over glass.	
Don't have bubble.	
INO CONTROL PATTERN and OVERTIOW.	
Polarizer concave Whole Convex point: D≤0.25mm / concave	Maior
convex point area point :D≤1mm convex point area point :D≤1mm	Major
D (mm) DS (mm) e number	
Concave dot Front (Encap D≤0.1 ≥10 Ignore	
Black and white surface) 0.1 < >10 3	Minor
$D \le 0.2$	
0.2 <d 0<="" td="" ≥10=""></d>	
Metal material / / Ignore	
Out of	
33Polarizer bubble lineAA, ≤0.25 mmEncap surface//Not allowed	Major
W (mm) L (mm) DS Acceptable e number	
W≤0.03 L<5.0 ≥10 Ignore	
Polarizer Scratch/ L≤2.0 ≥10 Ignore	Minor
34 Fiber(Linear) AA 0.03 <w≤0.05< th=""> 2.0 >10 3</w≤0.05<>	winor
L≤5.0 L≤5.0	
0.05 <w -="" 0<="" td="" ≥10=""><td></td></w>	
L>5.0 ≥10 0	
Not IC Over coating Not	
35 UV side over country allowed	Minor
IC side The coating of IC side is not higher than POL.	
IC The coating should not have breakage or Bubble.	Minor
and	
FPC Tuffu alua	
36 Tully glue Dollar The coating is not higher than POL.	Minor
area	
Other Tuffy glue is not allowed to interrupt and the diameter of	



	area	Bubble is not more than 0.5mm.	
		The coating is not higher than POL.	
	IC	Not allowed	
	500	Ribbon glue: the width is not more than 1mm.	
	FPC	Dot glue: the diameter is not more than 2mm.	
Rear reinforcement glue of FPC	FPC	The width is not more than 1mm . The height is lower than LTPS.	Minor
	Bondi ng area	Bonding area is not allowed breakage or bubble.	
Inculation to no		No control scratching and pattern.	Minau
Insulation tape	Dovio	Not allowed dirts that not to be wiped.	winor
		Don't go beyond the edge of panel.	
	e alea	No control galling and overflow.	
		Not allowed breakage, mutilation and missing.	
ACF	Bondi ng Area	The length of attachment is more than both ends of FPC, which should be range from 0.2 to 1mm. Don't go beyond the edge of panel. Effective lap width of wiring ACF is more than 2/3, which is compared with the width of the gold finger of FPC. Don't have bubble or wrinkle.	Major
FPCA	FPC	The component can not reverse polarity No wrong insertion No control without affecting assembling. FPC should not have serious crease which destroy the line, prick and spots damage. Scratch is not allowed if Cu layer is exposed. The gold fingers should not be oxidized, scraped, folded, impressed, broken, spotted or dissymmetry. Make sure FPC is not scalded, with its location holes not having deficiency or obviously shift. The component of FPC should be the same as BOM list. No remaining soldering Sn No dirt. No visual particle on the pad line No control galling. Not allowed content mistake. FPC breakage can't go beyond 1/2 between edge and AA , or <2.5mm. Not allowed location hole missing, over or offset. Indention in circuit area can't cause end face of cover film turn white; Indention out circuit area can't cause FPC breakage. Bubble area<10%	Minor
	Rear reinforcement glue of FPC Insulation tape ACF	areaICFPCRear reinforcement glue of FPCFPCBondi ng areaInsulation tapeDevic e areaACFBondi ng AreaFPCAFPC	ACF Banding Area Bubble is not more than 0.5mm. The coating is not higher than POL. IC Not allowed The coating is not higher than POL. Rear reinforcement glue of FPC FPC Ribbon glue: the width is not more than 1mm. Dot glue: the diameter is not more than 2mm. Insulation tape Bonding area The width is not more than 1mm . The height is lower than LTPS. Bonding area is not allowed breakage or bubble. Not control scratching and pattern. Not allowed dirts that not to be wiped. Don't go beyond the edge of panel. No control galling and overflow. Not allowed breakage, mulliation and missing. ACF Bondin ng Area The length of attachment is more than both ends of FPC, which should be range from 0.2 to 1mm. Don't go beyond the edge of panel. Bondin ng Area The length of attachment is more than both ends of FPC, which should be or wrinkle. The length of attachment is more than both ends of FPC, which should be or wrinkle. The component can not reverse polarity No control without affecting assembling. No control without affecting assembling. FPC Should not have serious crease which destroy the line, prick and spots damage. Scratch is not allowed if Cu layer is exposed. The component of FPC should be the same as BOM list. No remaining soldering Sn No dift. No visual particle on the pad line No control without affecting assere or dissymmetry. Ma



			exposed.	
			Not allowed enen tin, pseudo soldering, tin leaking and	
			Clack.	
			without tin area	
			Breakage ($W \le 0.3$ mm $I \le 1$ mm)	
			Not allowed reinforcement plate missing	
			Solient dot: $D \le 0.25$ mm	
			Not allowed upsmooth	
			Cracking in top ≤ 0.3 mm, not allowed in other area	
			Not allowed breakage and salient dot	
		FDC	Offset of gold fingers and mark $W \le 0.1$ mm	
		dold	Leaking copper: $W \le 1/3$ $\le 1/3$ not allowed 3 or over 3	
		finger	aold fingers leak copper	
		S	Nick $\leq 1/3$	
			Not allowed apparently bruised	
			Not allowed acute Angle to fold	
			Not allowed dirt.	
		Bondi		
41	FPCA bubble	ng	Not allowed visual bubble.	Major
		area		
40	FPCA End	Bondi	I he size above 1/2 of soldering electrode of the parts	
42	Overhang	ng	overhang to the LAND is prohibited, The beight between EDC and everhang ≤ 0.5 mm	Major
	_	Bondi		
43	FPCA Tilt Defect	nd	Not allowed	Maior
10		area		major
		Conn	The connector and fillet abould not have sticky tin	
44	Connector	ector	nbenomenon	Major
		body		
			Products should put into the anti-static trays, with	
			non-overlapping, and the trays should be staggered	
			Different products cannot be mixed into the same inner	
			package	
45	Package	other	The package should not have obvious deformation or	Minor
			breakage .The printing labels type and quantity are	
			correct.	
			The package should have QC signature. ROHS label is	
			needed if the product is under ROHS control.	

10.4 Inspection standard for cover

46 Dark and 46 white defects	Dark and	Whole	D (mm)	DS (mm)	Ν	AA	OA	Minor
	defects、	region	D≤0.1mm	DS≥3mm	-	lgno	ore	Minor



	dotted		D≤0 1mm	D≤0 1mm DS≤3r		Dot		Not			
	foreign		0.4		00=011111		ter	allow	/ed	_	
	mallers		0.1mm< D≤0.2mm	DS	S≥10mm	-		1	1		
			D>0.2mm		/			Not allowed			
			Black spots aren't allowed on the front of cover, the total				otal				
			number of defects: N≤3								
47	Cover Scratch/ Fiber(Linea r)	AA	W(mm)	L	.(mm) DS(mm)		Acceptable number				
			W≤0.03mm	L≤	5.0mm DS≥10n m		0m	Ignore			
			0.03mm<	L	L≤2mm [[]		0m	Ignore		Minor	
			W≤0.05mm	2 L	mm< ≤5mm	DS≥1 m)S≥10m m				
			W>0.05mm		- 0		0	0			
			-	L	>5mm	≻5mm 0		0			
10	Cover concave convex point	Whole area	front: height & depth≤0.15mm, size≤0.4mm. if necessary reference limit sample						Minor		
40			back: Don't affect the fit process is not controlled								
49	cover chipping / edge chipping	OA	Chipping is observed in front Not allowed, if necessary reference limit sample								
			other invisible parts in the front	X≤0.3mm, Y≤0.3mm, Z≤1/2T, Only one is allowed on each side, if necessary reference limit sample					winor		
50	chipping / edge chipping	OA		Х	Y		Z	Ν			
			Other areas except the two horns in LTPS -glass and four horns in encap glass	X≤2m m	Not extended to Leading Z≤t area and Frit		Tota nur ≤5	al nber	Minor		
			two horns in LTPS -glass and four horns in encap glass		X	Y	<u> </u>				
51	Blunt	Whole area	Not allowed I					Major			
52	Cover sawtooth	OA	CG Sawtooth of cutting on edge of CG/sawtooth of ink when silk screening: if necessary reference limit sample					Minor			



			BM or sawtooth of ink when silk				
			screening				
			spot	D(mm)	DS(mm)	Acceptable number	
			spor	D≤0.2	DS≥10	2	
			Line	W≤0.15;	and overall is	flat or smooth	
53	Pinhole transparen cy	OA	The black background is not visible; If visible, depending on the size of the dots.				
54	Cover dirty	Whole area	Can't wipe off: Not allowed				
55	Fit bubble	AA	Refer to dot specifications				
56	Vision area edge defect	OA	D≤0.2mm, DS>10,N≤2 (hole saw tusk less than 2), if necessary reference limit sample.				
57	Ink salient points	AA	Refer to the size of dot specification				
58	Light leakage due to uneven ink	OA	Edge light leakage: Refer to the sawtooth specification Pinhole light-leaking: not allowed in Black window region, the others refer to D≤0.25mm, N≤1 inspection standard: Black window + Positive light source detection				
59	Cover heterochro sis	OA	Heterochrosis side execute according to point defect size, bulk/stick refer to Limited sample				Minor
60	Cover breakage or crack	Whole area	Not allowed				Minor
61	IR hole	OA	Color shading: not visible in black background, pass Transmittance determination IR hole area/line defect : not visible in black background, pass Transmittance determination				Minor
62	Camera Hole	OA	Camera hole smudge: not allowed Dot Defect: D≤0.1mm, and N≤1,not allowed in center area; no color stain Line defect; not allowed				
63	ICON and LOGO	OA	character size: ±20% Printing Derect: Not allowed chromatic aberration、double image、dot defect 、 line defect: not allowed (or refer to limited sample)				
64	Button hole/phone	OA	left-right asymmetry, Hole Rather large/small or off normal(Out of specification)No chamfer, Uneven				Minor



11 Mechanical Drawing





Packing Drawing

Packing Condition	Contents			
Packing Type	TRAY + Carton packing type			
TRAY material model	tray (10 ⁵ ~10 ⁹ Ω)			
Tray packing type	See the picture 1			
Number of panels per tray	6 pieces			
Number of Tray per carton	13units ((12 units + 1 empty)PET tray)			
Number of panels per carton	72 pieces			



Picture 1



12 Precautions for Use of AMOLED Modules

- 12.1 Handling Precautions:
- 12.1.1 The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from height.
- 12.1.2 Do not press down the screen or the adjoining areas too hard because the color tone may be shifted.
- 12.1.3 The polarizer covering the display surface of the AMOLED module is soft and easily scratched. Handle this polarizer carefully.
- 12.1.4 If the display surface is contaminated, blow on the surface and gently wipe it with a soft dry cloth. If it is still not completely clear, moisten the cloth with ethyl alcohol.
- 12.1.5 Solvents may damage the polarizer. Do not use water, ketone or aromatic solvents except ethyl alcohol.
 - Do not attempt to disassemble the AMOLED Module.
- 12.1.6 If the logic circuit power is off, do not apply the input signals.
- 12.1.7 To prevent destruction from static electricity, be careful to maintain an optimum working environment.
- 12.1.8 Be sure to make yourself in contact with the ground when handling with the AMOLED Modules.
- 12.1.9 Tools required for assembly, such as soldering irons, must be properly ground.
- 12.1.10 To reduce the generation of static electricity, do not conduct assembly or other work under dry conditions.
- 12.1.11 To protect the display surface, the AMOLED Module is coated with a film. Be careful when peeling off this protective film, because static electricity may generate.
- 12.2 Storage Precautions:
- 12.2.1 When storing the AMOLED modules, be sure that they are not directly exposed to the sunlight or the light of fluorescent lamps.
- 12.2.2 The AMOLED modules should be stored under the storage temperature range. If the AMOLED modules will be stored for a long time, the recommended condition is: Temperature: 0°C ~40°C Relatively humidity: ≤80%
- 12.2.3 The AMOLED modules should be stored in the room without acid, alkali or harmful gas.
- 12.3 Transportation Precautions:
- 12.3.1 The AMOLED modules should not be suffered from falling and violent shocking during transportation. Besides, excessive press, water, damp and sunshine, should be avoided.