HITACHI

KAOHSIUNG HITACHI ELECTRONICS CO.,LTD P.O. BOX 26-27 2,13TH EAST ST. K.E.P.Z. KAOHSIUNG TAIWAN R.O.C. TEL:(07) 821-5811 (7 LINE) FAX:(07) 821-5815

FOR MESSRS:	DATE: Nov.12,2010
I OIL MESSINS.	DAIL : NOV. 12,2010

CUSTOMER'S ACCEPTANCE SPECIFICATIONS

TX14D12VM1CPC

CONTENTS

No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701-TX14D12VM1CPC-4	1-1/1
2	RECORD OF REVISION	7B64PS 2702-TX14D12VM1CPC-4	2-1/2~2/2
3	GENERAL DATA	7B64PS 2703-TX14D12VM1CPC-4	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704-TX14D12VM1CPC-4	4-1/2~2/2
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705-TX14D12VM1CPC-4	5-1/3~3/3
6	OPTICAL CHARACTERISTICS	7B64PS 2706-TX14D12VM1CPC-4	6-1/3~3/3
7	BLOCK DIAGRAM	7B64PS 2707-TX14D12VM1CPC-4	7-1/1
8	INTERFACE TIMING CHART	7B64PS 2708-TX14D12VM1CPC-4	8-1/6~6/6
9	DIMENSIONAL OUTLINE	7B63PS 2709-TX14D12VM1CPC-4	9-1/1
10	APPEARANCE STANDARD	7B64PS 2710-TX14D12VM1CPC-4	10-1/5~5/5
11	PRECAUTION IN DESIGN	7B64PS 2711-TX14D12VM1CPC-4	11-1/3~3/3
12	DESIGNATION OF LOT MARK	7B64PS 2712-TX14D12VM1CPC-4	12-1/1
13	PRECAUTION FOR USE	7B64PS 2713-TX14D12VM1CPC-4	13-1/1

*When product will be discontinued, customer will be informed by HITACHI with twelve months prior to discontinuation.

ACCEPTED BY;		PROPOSED BY; Lem	Cher	~
KAOHSIUNG HITACHI	Sh.	7B64PS 2701-TX14D12VM1CPC-4	PAGE	1 1/
TI FOTDONIOS SO LTD	I., I	1004F3 2101-1714D12VW1CFC-4	FAGE	1-1/

ELECTRONICS CO.,LTD.

No.

RECORD OF REVISION

DATE	SHEET No.			SUMMARY				
Лау.13,'08	7B64PS 2705-		MECHANICAL CH	ARACTERISTICS				
	TX14D12VM1CPC-2	Chang	jed :					
	PAGE 5-1/3		ITEM	SPECIFICATION	NOTE			
			Pen Input Pressure	20gf ~ 80gf	R0.8, Polyacetal Pe	en		
			Finger	20gf ~ 80gf	R8.0, Silicon Rubbe			
				<u> </u>				
			ITEM	SPECIFICATION	NOTE			
			Pen Input Pressure	1.2N max.	R0.8, Polyacetal P	en		
			Finger	1.2N max.	R8, Silicon Rubbe	er		
	7B64PS 2708-	8.5 IN	TERNAL PIN CON	NECTION				
	TX14D12VM1CPC-2							
	PAGE 8-6/6	CN1	JAE : FA5B040HF1R	3000(Sn plating) → F	A5B040HP1R3000(A	Au plating		
	7B64PS 2709-		ENSIONAL OUTLIN					
	TX14D12VM1CPC-2 PAGE 9-1/1		lot label size and po	sition is changed.				
	7B64PS 2712-		OT MARK					
	TX14D12VM1CPC-2 PAGE 12-1/1	Chang	ged:5 digits for p	roduction number				
		6 digits for production number						
		12.4 L	OCATION OF LOT	MARK				
		Chang	jed :					
				(90)				
			Lot No. & #1132 Production Control No.	VM1CPC ZZ CAUTION HIGH VOLTAGE	(62)			
			← (26	↓ 				
			TX14D12VM1CPC- 8041T. (5D HITACHI. MA	REV: 123456. DE-IN-TAIWAN.				
		Added : 12.5 REVISION(Rev.) CONTROL Rev No.						
			B CN1 JAE : FA	5B040HP1R3000				
	1	<u> </u>	1 1		1			
4OHSIUN	G HITACHI	TE No	ov.12,'10 Sh. 7B64	IPS 2702-TX14D1	2VM1CPC-4 PAGI	E 2-1/2		
LECTRON	NICS CO.,LTD.	`'- '*	No. No. No.	I O ZIVZ INITUI.		_ _ '''		

RECORD OF REVISION

DATE	SHEET No.		SI	JMMARY					
Sep.05,'08	7B64PS 2704-	4.2 ENVIRONME	ENTAL ABSOL	UTE MAXIMUM	RATINGS				
	TX14D12VM1CPC-3	Changed :							
	PAGE 4-2/2	ITEM	OPERATING	t					
			MIN. MAX.	MIN. MAX.					
		Temperature	(-20) (70)	(-30) (80)					
			<u> </u>	T					
		ITEM	OPERATING	·					
			MIN. MAX.	MIN. MAX.					
		Temperature	-20 70	-30 80					
	7B64PS 2706-	6.1 OPTICAL C	HARACTERIST	ICS OF LCD					
	TX14D12VM1CPC-3								
	PAGE 6-1/3			, , , ,					
	7B64PS 2706-	6.2 OPTICAL C	HARACTERIST	ICS OF LCD (B	ACKLIGHT ON)			
	TX14D12VM1CPC-3			•		,			
	PAGE 6-3/3			0 → 320					
	7B64PS 2710-	10.3 APPEARANC							
, -	TX14D12VM1CPC-4				max.				
	PAGE 10-5/5								
/OHSHO/	IG HITACHI	TE Nov.12,'10	Sh	'02-TX14D12VM'		2-2/2			

3.GENERAL DATA

The specifications are applied to the following TFT-LCD Module with Back-light unit.

(1) Part Name TX14D12VM1CPC

(2) Module Dimensions 131.0(W)mm x 102.2(H)mm x 12.4(D)mm typ.

(3) LCD Active Area 115.2(W)mm x 86.4(H)mm

(4) Dot Pitch 0.12(W)mm x 3(R,G,B)(W) x 0.36(H)mm

(5) Resolution 320x3(R,G,B))(W)x240(H) dots

(6) Color Pixel Arrangement R,G,B Vertical stripe

(7) LCD Type Transmissive Color TFT LCD (Normally White)

(8) Display Type Active Matrix

(9) Number of Colors 262k Colors (R,G,B 6bit digital each)

(10) Backlight Light Emitting Diode (LED)x21

(11) Weight (200)g (typ.)

(12) Interface 40pin (C-MOS)

(13) Power Supply Voltage 3.3V only (Include Timing Controller and Power Unit)

(14) Viewing Direction 6 O'clock (The direction it's hard to be discolored)

(15) Touch Panel Resistance type

The surface is antiglare type

4. ABSOLUTE MAXIMUM RATINGS

4.1 ELECTRICAL ABSOLUTE MAXIMUM RATINGS

VSS=0V


ITEM	SYMBOL	MIN.	MAX.	UNIT	COMMENT
Power Supply for Logic	VDD	-0.3	4.0	V	
Input Voltage	VI	-0.3	VDD+0.3		(Note 1)
Input Current	li	0	1	Α	
Static Electricity	VESD0	-	±100	V	(Note 2,3)
	VESD1	-	±8	kV	(Note 2,4)
LED Forward Current	IF	-	35	mA	(Note 5)
LED Pulse Forward Current	IFP	_	80	mA	(Note 6)
LED Reuerse Voltage	VR	-	5	V	

Note 1: DTMG,DCLK,RD0~RD5,GD0~GD5,BD0~BD5.

Note 2 : 200pF-250 Ω 25 $^{\circ}$ C - 70%RH Note 3 : Interface Pin Connector.

Note 4: The surface of metal bezel and LCD panel.

Note 5:



[Forward Current Derating Curve]

Note 6: Duty ratio =1/10, pulse width=0.1ms



[Peak Forward Current vs Duty Ratio (Ta*=25°C)]

KAOHSIUNG HITACHI	DATE	Nov 12 '10	Sh.	7B64PS 2704-TX14D12VM1CPC-4	DAGE	4 1/2
ELECTRONICS CO.,LTD.	DATE	Nov.12,'10	No.	7B04PS 2704-1X14D12VW1CPC-4	PAGE	4-1/2

4.2 ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS

ITEM	OPERATING		STORAGE		COMMENT	
	MIN.	MAX.	MIN.	MAX.	COMMENT	
Temperature	-20	70	-30	80	(Note 2,3,6,7,8,10)	
Humidity	(Not	te 1)	(No	te 1)	Without condensation	
Vibration	-	4.9m/s ² (0.5G)	1	19.6m/s ² (2G) (Note 5)	(Note 4)	
Shock	-	29.4m/s ² (3G)	1	490m/s ² (50G) (Note 5)	XYZ directions (Note 9)	
Corrosive Gas	Not Acc	Not Acceptable		ceptable		
Operating Life (Note 12)	(40,000 h)			-	At 25°C , I _{LED} =84mA	

Note 1 : Ta ≤ 40°C :85%RH max.

Ta>40°C :Absolute humidity must be lower than the humidity of 85%RH at 40°C.

Note 2 : For storage condition Ta at -30°C < 48h , at 80°C < 100h. For operating condition Ta at -20°C < 100h , at 70°C < 100h.

Note 3: Background color changes slightly depending on ambient temperature. This phenomenon is reversible.

Note 4 : 5Hz~100Hz(Except resonance frequency)

Note 5: This LCM will resume normal operation after finishing the test.

Note 6: The response time will be slower at low temperature.

Note 7 : Only operation is guarantied at operating temperature. Contrast, response time, another display quality are evaluated at $+25^{\circ}$ C.

Note 8 : If LED is drived by high current. The life time of LED will be note11 reduced.

Also high temperature and humidity.

Note 9: Pulse Width: 10ms

Note 10: This is panel surface temperature, not ambient temperature.

Note 11: When brightness reached 50% of initial brightness.

Note 12: Life time is estimated data.

5. ELECTRICAL CHARACTERISTICS

5.1 ELECTRICAL CHARACTERISTICS OF LCD

Ta=25°C,VSS=0V

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Power Supply Voltage	VDD	-	3.0	3.3	3.6	V
Input Voltage for Logic	VI	"H" level	2.0	ı	VDD	V
(Note 1)	VI	"L" level	VSS	ı	0.8	V
Power Supply Current (Note 2)	IDD	VDD-VSS=3.3V	-	(65)	1	mA
Vsync Frequency	fV	-	(52)	60	(68)	Hz
Hsync Frequency	fH for VGA display mode		25.3	29.5	36.1	kHz
risync Frequency	fH for QVGA display mode	-	13.1	15.2	17.7	KI IZ
fCLK for VGA display mode			17.2	20.9	26.7	MHz
DCLK Frequency	fCLK for QVGA display mode	-	4.85	5.85	7.0	IVII⊤Z

Note 1: DTMG,DCLK, RD0~RD5,GD0~GD5,BD0~BD5.

Note 2: f V=60Hz,Ta=25°C, Pattern used as display pattern: All Black.

Note 3: Need to make sure of flickering and rippling of display when setting

the frame frequency in your set.

5.2 ELECTRICAL CHARACTERISTICS OF TOUCH PANEL

5.2.1 OPERATING CONDITION

ITEM	SPECIFICATION	NOTE
Operating Voltage	5VDC	7VDC max.
Operating Current	20mA max.	

5.2.2 ELECTRICAL CHARACTERISTICS

ITEM		SPECIFICATION	NOTE		
Resistance	XT-XB	210~880 Ω			
Between Terminal	YR-YL	230~650 Ω			
Insulation Resistance	X-Y	20M Ω min.	At 25V DC		
Lipoprity	X	±1.5% max.	(Note 1)		
Linearity	Υ	±1.5% max.	(Note 1)		
Chattering		10ms max.			

5.2.3 MECHANICAL CHARACTERISTICS

ITEM	SPECIFICATION	NOTE
Pen Input Pressure	1.2N max.	R0.8, Polyacetal Pen
Finger	1.2N max.	R8, Silicon Rubber
Surface Hardness	2H min.	JIS K 5400

5.2.4 OPTICAL CHARASTERISTICS


ITEM	SPECIFICATION	NOTE
Transmittance	80% min.	

KAOHSIUNG HITACHI		Nov. 40 '40	Sh.	7DC4DC 0705 TV44D40\/\\		E 4/0
ELECTRONICS CO.,LTD.	DATE	Nov.12,'10	No.	7B64PS 2705-TX14D12VM1CPC-4	PAGE	5-1/3

Note 1: Operating Voltage 5V DC.

Note 2: Test Condition.

(a) X axis linearity testing method , 100g , VYR-VYL=5V , VOUT=VXT.




(b) Y axis linearity testing method, VXT-VXB=5V, VOUT=VYR.

Note 3: Calculation

(a) Y axis linearity

Linearity=
$$\frac{\triangle E \text{ max.}}{EA - EH} \times 100(\%)$$




KAOHSIUNG HITACHI	DATE	Nov 12 110	Sh.	7D64D6 9705 TV14D49\/M16D6 4		E 2/2
ELECTRONICS CO.,LTD.	DATE	NOV. 12, 10	No.	7B64PS 2705-TX14D12VM1CPC-4	PAGE	5-2/3

5.3 ELECTRICAL CHARACTERISTICS OF LED BACKLIGHT

Ta=25°C (Backlight on)

ITEM	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	REMARKS
LED Input Voltage (Note 1)	VLED	-	(11.5)	(12)	(12.5)	V	BL Unit
LED Forward Current (Note 1)	ILED	-	-	84	91	mA	BL Unit
LED Reverse Current	IR	VR = 4V		-	50	μΑ	LED / Part

Note 1: LED circuit



KAOHSIUNG HITACHI		Nov 12 110	Sh.	7D64DC 2705 TV14D12\/M1CDC 4		E 2/2
ELECTRONICS CO.,LTD.	DATE	NOV. 12, 10	No.	7B64PS 2705-TX14D12VM1CPC-4	PAGE	5-3/3

6. OPTICAL CHARACTERISTICS

6.1 OPTICAL CHARACTERISTICS OF LCD

Ta=25°C (Backlight on)

	+						
	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	NOTE
	$\theta \mathbf{x}$	ϕ =0 $^{\circ}$,K \geq 5.0	60	70	-	deg	1~5
Viewing Area		ϕ =180 $^{\circ}$,K \geq 5.0	60	70	-	deg	1~5
	θ y	ϕ =90 $^{\circ}$,K \geq 5.0	70	80	-	deg	1~5
	θ y	ϕ =270 $^{\circ}$,K \geq 5.0	60	70	-	deg	1~5
Contrast Ratio		ϕ =0°, θ =0°	120	350	-	1	5
se+fall)	tr+tf	ϕ =0°, θ =0°	-	(30)	-	ms	6
Dod	х		0.57	0.62	0.67	-	
Rea	у		0.31	0.36	0.41	-	
Groon	х		0.34	0.39	0.44	-	
Green	у	4 0° 0 0°	0.52	0.57	0.62	-	
Dluo	х	$\varphi = 0$, $\theta = 0$	0.10	0.15	0.20	-	
Diue	у		0.03	0.08	0.13	-	
\	х		0.31	0.36	0.41	-	
vviile	у		0.30	0.35	0.40	-	
	se+fall) Red Green Blue White	θ x θ y θ y κ se+fall) tr+tf x y x y x y x y x y x y x y x y x white	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				

Note 1 : Driving Condition


Display Pattern : White Raster

I_{LED} Current : 84mA

(Measurement condition: HITACHI standard)


(Note 3~6): See next page.

Note 2 : Measurement Condition (Transmitance)





KAOHSIUNG HITACHI	D 4 T E	NI 40 140	Sh.	7D04D0 0700 TV/44D40V/4440D0 4 F	2405	C 4/2
ELECTRONICS CO.,LTD.	DATE	Nov.12,10	No.	7B64PS 2706-TX14D12VM1CPC-4 F	AGE	6-1/3

Note 3 : Definition of θ and ϕ (Normal) Viewing direction



Note 4: Definition of Viewing angle $\phi 1$ and $\phi 2$






6-2/3

Contrast ratio "K" vs Viewing angle " ϕ "

Note 5: Definition of contrast "K"

$$K = \frac{\text{White Brightness}}{\text{Black Brightness}}$$

Note 6: Definition optical response time



ı	KAOHSIUNG HITACHI		40,40 Sh.	7D04D0 0700 T)(44D40)(M440D0 4	D40E
ı	ELECTRONICS CO.,LTD.	DATE	Nov.12,'10 No.	7B64PS 2706-TX14D12VM1CPC-4	PAGE

6.2 OPTICAL CHARACTERISTICS OF LCD (BACKLIGHT ON)

ITEM	MIN.	TYP.	MAX.	UNIT	NOTE
Brightness	200	320	ı	cd/m ²	I _{LED} =84mA (Note 1)
Brightness Uniformity	-	-	±25	%	Under mentioned (Note 1,2,3)

(Measurement condition: HITACHI standard)

LED:0h operation, Ta=25°C


Display data should be set to all "ON".

Note 1: Measurement after 10 minutes from LED operating.

Active area center.


Note 2: Brightness control: 100%.

Note 3: Measurement of the following 9 places on the display.



Note 4: Definition of the brightness tolerance.


KAOHSIUNG HITACHI	DATE	Nov 12 '10	Sh.	7D64D6 2706 TV44D42\/M4CDC 4	DAGE	6 2/2
ELECTRONICS CO.,LTD.	DATE	NOV. 12, 10	No.	7B64PS 2706-TX14D12VM1CPC-4	PAGE	0-3/3



8.INTERFACE TIMING

8.1 Timing Chart

(Data is latched negative edge trigger of DCLK)



Note 1: DTMG is definition of the above timing for Hsync and Vsync.

Note 2 : No matter when Hsync and Vsync is inputted ,this LCM can be drove only DTMG Signal. DTMG should be set to low level when it is not input valid data.

KAOHSIUNG HITACHI		Nov.12,'10 St	h.	2708-TX14D12VM1CPC-4	DAGE	9 1/6
ELECTRONICS CO.,LTD.	DATE	NOV. 12, 10	0.	2700-17 14D 12 VWI 1CPC-4	FAGE	0-1/0

8.2.1 INTERFACE TIMING FOR QVGA DISPLAY MODE

	ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS
DCLK	Cycle time	t _{CLK}	(60)	(171)	(206)		
	Low level Width	t _{WCL}	12	-	-		
	High level Width	t _{WCH}	12	-	1	ns	
	Rise time	t_{rCLK}	ı	-	(20)		
	Fall time	t _{fCLK}	ı	-	(20)		
	Duty	D	0.45	0.5	0.55	-	D= t _{CLKL} / t _{CLK}
Hsync	Set up time	t _{SH}	5	-	-	ne	for DCLK
	Hold time	t _{HH}	10	-	ı	ns	IOI DOLK
	Cycle	t _{HP}	358	(385)	453	t clk	
	Valid width	t _{WH}	4	(5)	-	ICLK	
	Rise/Fall time	t_{Hr}, t_{Hf}	ı	-	30	ns	
Vsync	Set up	t _{SV}	0	-	-	t clk	for Hsync
	Hold	t _{HV}	2	-	ı	ICLK	ioi risyric
	Cycle	t _{VP}	247	(253)	535	t HP	
	Valid width	t _{WV}	2	(2)	ı	LHP	
	Rise/Fall time	t_{Vr}, t_{Vf}	ı	-	50	ns	
DTMG	Set up time	t _{SI}	5	-	-	ne	for DCLK
	Hold time	t _{HI}	10	-	ı	ns	IOI DOLK
	Rise/Fall time	t_{lr},t_{lf}	ı	-	30	ns	
	Horizontal back porch	t _{HBP}	24	(35)	99	tclk	
	Horizontal front porch	t _{HFP}	8	(30)	62	ICLK	
	Vertical back porch	t _{VBP}	7	(9)	197	t HP	
	Vertical front porch	t _{VFP}	2	(4)	97	LHP	
Data	Set up time	t _{SD}	5	-	-	ns	for DCLK
	Hold time	t _{HD}	10	-	-	110	IOI DOLK
	Rise/Fall time	t_{Dr}, t_{Df}	-	-	20	ns	

Note: Vsync Cycle should be set to odd.

KAOHSIUNG HITACHI		Nov.12,'10	Sh.	7B64PS 2708-TX14D12VM1CPC-4 PAGI	<u>-</u> ,	9 2/6
ELECTRONICS CO.,LTD.	DATE	1000.12, 10	No.	7B04FS 2706-1X14D12VW1CFC-4 FAGI		5-2/0


8.2.2 INTERFACE TIMING FOR VGA DISPLAY MODE

	ITEM	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS
DCLK	Cycle time	t _{CLK}	37.4	(47.8)	58.1		
	Low level Width	t _{WCL}	15	-	1		
	High level Width	t _{WCH}	15	-	ı	ns	
	Rise time	t_{rCLK}	ı	-	25		
	Fall time	t _{fCLK}	-	-	25		
	Duty	D	0.45	0.5	0.55	-	D= t _{CLKL} / t _{CLK}
Hsync	Set up time	t _{SH}	5	-	-	ns	for DCLK
	Hold time	t _{HH}	10	-	-	115	IOI DOLK
	Cycle	t _{HP}	679	(709)	739	t clk	
	Valid width	t _{WH}	4	5	5	ICLK	
	Rise/Fall time	t_{Hr}, t_{Hf}	-	-	30	ns	
Vsync	Set up	t _{SV}	0	-	-	t clk	for Hsync
	Hold	t _{HV}	2	-	-	ICLK	101 TISYIIC
	Cycle	t _{VP}	485	(491)	533	t HP	
	Valid width	t _{WV}	2	2	2	LHP	
	Rise/Fall time	t_{Vr}, t_{Vf}	-	-	50	ns	
DTMG	Set up time	t _{SI}	5	-	-	ns	for DCLK
	Hold time	t _{HI}	10	-	ı	113	IOI DOLK
	Rise/Fall time	t _{Ir} ,t _{If}	-	-	30	ns	
	Horizontal back porch	t _{HBP}	24	(37)	50	t clk	
	Horizontal front porch	t _{HFP}	15	(32)	49	ICLK	
	Vertical back porch	t _{VBP}	4	(7)	28	t HP	
	Vertical front porch	t _{VFP}	1	(4)	25	LHP	
Data	Set up time	t _{SD}	5	-	-	ns	for DCLK
	Hold time	t _{HD}	10	-	-	113	IOI DOLK
	Rise/Fall time	t_{Dr}, t_{Df}	-	-	25	ns	

Note: Vsync Cycle should be set to odd.

KAOHSIUNG HITACHI	DATE	Nov.12,'10	Sh.	7B64PS 2708-TX14D12VM1CPC-4 P	PAGE	8-3/6
ELECTRONICS CO.,LTD.	DAIL	1404.12, 10	No.	7B04F3 2700-1X14B12VW1CFC-41	AGL	0-3/0

8.3 POWER ON/OFF SEQUENCE



Note 1 : $0V \le VI(t) \le VDD(t)$

VI(t) and VDD(t) is a surfeit of condition for power on/off.

Note 2 : Input Voltage(Signal) should not be set high impedance when power on.

8.4 RELATIONSHIP BETWEEN DISPLAYED COLOR AND INPUT DATA

	COLOR & GRAY								DA	TA S	SIGN	IAL							
	SCALE	R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	В1	B0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(61)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	• •	:	:	:.	:	:	:	:	:		:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Red(1)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(0)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(61)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(1)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(0)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	:	:	• •	• •	• •	• •	• •	• •	• •	• •	• •	• •	:	• •	• •	•	•	•	:
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(0)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

KAOHSIUNG HITACHI		Nov.12,'10 S	Sh. 786489	2708-TX14D12VM1CPC-4	DAGE	8-5/6
ELECTRONICS CO.,LTD.	DATE	NOV. 12, 10	lo. 1604F3	2700-1X14D12VW1CFC-4	FAGL	0-3/0

8.5 INTERNAL PIN CONNECTION


CN1 JAE : FA5B040HP1R3000(Au plating) (Suitable FPC : $t0.3\pm0.03$ mm $, 0.5\pm0.03$ mm pitch)

1	PIN No.	SIGNAL	FUNCTION
Selection Supply for Logic	1	VDD	
Selection Supply for Logic	2	VDD	Davier County faul and
4 VDD 5 NC No Connection 6 DTMG Timing Signal for Data 7 VSS GND 8 DCLK Dot Clock 9 VSS GND 10 V/Q Selection Signal for VGA or QVGA ("H" = VGA, "L" or "NC" = QVGA) 11 VSS GND 12 B5 BIue Data 13 B4 Blue Data 14 B3 Blue Data 15 VSS GND 16 B2 Blue Data 17 B1 Blue Data 18 B0 BOD 20 G5 GC 21 G4 Green Data 22 G3 Green Data 23 VSS GND 24 G2 25 G1 Green Data 26 G0 27 VSS GND 31 VSS GND 32		VDD	Power Supply for Logic
6 DTMG Timing Signal for Data 7 VSS GND 8 DCLK Dot Clock 9 VSS GND 10 V/Q ("H" = VGA, "L" or "NC" = QVGA) 11 VSS GND 12 B5 Blue Data 13 B4 Blue Data 14 B3 Blue Data 16 B2 Blue Data 17 B1 Blue Data 18 B0 Blue Data 19 VSS GND 20 G5 GND 21 G4 Green Data 22 G3 GND 24 G2 Green Data 25 G1 Green Data 26 G0 GND 27 VSS GND 31 VSS GND 32 R2 33 R1 Red Data 34 R0 35 TES		VDD	
7 VSS GND 8 DCLK Dot Clock 9 VSS GND 10 V/Q Selection Signal for VGA or QVGA ("H" = VGA, "L" or "NC" = QVGA) 11 VSS GND 12 B5 13 B4 Blue Data 14 B3 15 VSS GND 16 B2 Blue Data 17 B1 Blue Data 18 B0 Blue Data 19 VSS GND 20 G5 Green Data 22 G3 GS 21 G4 Green Data 22 G3 GND 24 G2 Green Data 25 G1 Green Data 26 G0 GND 27 VSS GND 31 VSS GND 32 R2 33 R1 Red Data 34 R0 <td>5</td> <td>NC</td> <td>No Connection</td>	5	NC	No Connection
8 DCLK Dot Clock 9 VSS GND 10 V/Q Selection Signal for VGA or QVGA ("H" = VGA, "L" or "NC" = QVGA) 11 VSS GND 12 B5 Blue Data 13 B4 Blue Data 14 B3 Blue Data 16 B2 Blue Data 17 B1 Blue Data 18 B0 Blue Data 19 VSS GND 20 G5 Green Data 21 G4 Green Data 22 G3 GND 24 G2 G2 25 G1 Green Data 26 G0 GO 27 VSS GND 28 R5 Red Data 30 R3 Red Data 31 VSS GND 32 R2 33 R1 Red Data 35 TEST (Note 1) <	6	DTMG	Timing Signal for Data
9	7	VSS	GND
Selection Signal for VGA or QVGA ("H" = VGA, "L" or "NC" = QVGA)	8	DCLK	Dot Clock
10	9	VSS	
12 B5 13 B4 14 B3 15 VSS 16 B2 17 B1 18 B0 19 VSS 20 G5 21 G4 22 G3 23 VSS GND 24 G2 25 G1 26 G0 27 VSS 29 R4 30 R3 31 VSS 33 R1 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL	10	V/Q	
13 B4 Blue Data 14 B3 Blue Data 15 VSS GND 16 B2 Blue Data 17 B1 Blue Data 18 B0 Blue Data 19 VSS GND 20 G5 GS 21 G4 Green Data 22 G3 GND 24 G2 Green Data 26 G0 GND 27 VSS GND 28 R5 R5 29 R4 Red Data 30 R3 R3 31 VSS GND 32 R2 33 R1 Red Data 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	11	VSS	GND
14 B3 15 VSS GND 16 B2 17 B1 Blue Data 18 B0 19 VSS GND 20 G5 21 G4 Green Data 22 G3 23 VSS GND 24 G2 Green Data 26 G0 GO 27 VSS GND 28 R5 Red Data 30 R3 R3 31 VSS GND 32 R2 33 R1 Red Data 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	12	B5	
15 VSS GND 16 B2 Blue Data 17 B1 Blue Data 18 B0 Blue Data 19 VSS GND 20 G5 Green Data 21 G4 Green Data 22 G3 GND 24 G2 Green Data 26 G0 GND 28 R5 R5 29 R4 Red Data 30 R3 R3 31 VSS GND 32 R2 33 R1 Red Data 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	13	B4	Blue Data
16 B2 17 B1 18 B0 19 VSS 20 G5 21 G4 22 G3 23 VSS 24 G2 25 G1 26 G0 27 VSS 29 R4 30 R3 31 VSS 33 R1 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	14	B3	
17 B1 Blue Data 18 B0 B0 19 VSS GND 20 G5 Green Data 21 G4 Green Data 22 G3 GND 24 G2 Green Data 25 G1 Green Data 26 G0 GND 28 R5 Red Data 30 R3 R3 31 VSS GND 32 R2 Red Data 34 R0 Red Data 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	15	VSS	GND
18 B0 19 VSS GND 20 G5 21 G4 Green Data 22 G3 23 VSS GND 24 G2 25 G1 Green Data 26 G0 27 VSS GND 28 R5 Red Data 30 R3 R3 31 VSS GND 32 R2 R3 33 R1 Red Data 34 R0 Red Data 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	16	B2	
19 VSS GND 20 G5 Green Data 21 G4 Green Data 22 G3 GND 23 VSS GND 24 G2 Green Data 25 G1 Green Data 26 G0 GND 28 R5 Red Data 30 R3 R1 31 VSS GND 32 R2 Red Data 34 R0 Red Data 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	17	B1	Blue Data
20 G5 21 G4 22 G3 23 VSS 24 G2 25 G1 26 G0 27 VSS 28 R5 29 R4 30 R3 31 VSS 32 R2 33 R1 34 R0 35 TEST (Note 1) 36 VSS 37 XT Analog Signal From Digitizer TOP 38 YL	18	B0	
21 G4 Green Data 22 G3 23 VSS GND 24 G2 25 G1 Green Data 26 G0 27 VSS GND 28 R5 Red Data 30 R3 R3 31 VSS GND 32 R2 33 R1 Red Data 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	19	VSS	GND
22 G3 23 VSS GND 24 G2 Green Data 25 G1 Green Data 26 G0 GND 28 R5 Red Data 30 R3 Rad Data 31 VSS GND 32 R2 Red Data 34 R0 Red Data 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	20	G5	
23 VSS GND 24 G2 Green Data 25 G1 Green Data 26 G0 GND 27 VSS GND 28 R5 Red Data 30 R3 R1 31 VSS GND 32 R2 Red Data 34 R0 Red Data 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	21	G4	Green Data
24 G2 25 G1 26 G0 27 VSS 28 R5 29 R4 30 R3 31 VSS 32 R2 33 R1 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	22	G3	
25 G1 Green Data 26 G0 GND 27 VSS GND 28 R5 Red Data 30 R3 Red Data 31 VSS GND 32 R2 Red Data 34 R0 Red Data 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	23	VSS	GND
26 G0 27 VSS GND 28 R5 Red Data 30 R3 R3 31 VSS GND 32 R2 Red Data 34 R0 Red Data 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	24	G2	
27 VSS GND 28 R5 Red Data 30 R3 Red Data 31 VSS GND 32 R2 Red Data 34 R0 Red Data 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	25	G1	Green Data
28 R5 29 R4 30 R3 31 VSS 32 R2 33 R1 34 R0 35 TEST 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	26	G0	
29 R4 Red Data 30 R3 31 VSS GND 32 R2 33 R1 Red Data 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	27	VSS	GND
30 R3 31 VSS GND 32 R2 33 R1 Red Data 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	28	R5	
31 VSS GND 32 R2 33 R1 Red Data 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	29	R4	Red Data
32 R2 33 R1 Red Data 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	30	R3	
33 R1 Red Data 34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	31	VSS	GND
34 R0 35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	32	R2	
35 TEST (Note 1) 36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	33	R1	Red Data
36 VSS GND 37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	34	R0	
37 XT Analog Signal From Digitizer TOP 38 YL Analog Signal From Digitizer LEFT	35	TEST	(Note 1)
38 YL Analog Signal From Digitizer LEFT	36	VSS	GND
38 YL Analog Signal From Digitizer LEFT	37	XT	Analog Signal From Digitizer TOP
	38	YL	
39 XB Analog Signal From Digitizer BOTTOM	39	XB	Analog Signal From Digitizer BOTTOM
40 YR Analog Signal From Digitizer RIGHT	40	YR	

Note 1 : Keep open electrically , HITACHI test only. CN2 JST Housing : BHR-03VS-1

PIN No.	SIGNAL	LEVEL	FUNCTION
1	V_{LED} +	-	Power Supply for LED
2	NC	-	No connection
3	GND	-	GND for LED(OV)

KAOH	ISIUNG HITACHI		No. 40 140	Sh.	700400	0700 TV4 4D40V	(NAA ODO A	ا د د	0.0/0	
ELECT	TRONICS CO.,LTD.	DATE	Nov.12,'10	No.	/B64PS	2708-TX14D12V	M1CPC-4	PAGE	8-6/6	



10. APPEARANCE STANDARD


10.1 APPEARANCE INSPECTION CONDITION

Visual inspection should be done under the following condition.


- (1) The inspection should be done in a dark room. (about 1000(lx),500(lx)min. and non-directive)
- (2) The distance between eyes of an inspector and the LCD module is 30cm.
- (3) The viewing zone is shown the figure.

The θ is defined as $\theta \leq 45^{\circ}$ for LCM power off

 $\theta \leq 5^{\circ}$ for LCM power on



10.2 DEFINITION OF ZONE



KAOHSIUNG HITACHI	DATE	Nov 12 '10	Sh.	7B64PS 2710-TX14D12VM1CPC-4 PAGE	10 1/5
ELECTRONICS CO.,LTD.	DATE	Nov.12,'10	No.	7864PS 2710-1X14D12VW1CPC-4 PAGE	10-1/5

10.3 APPEARANCE SPECIFICATION

(1)LCD Appearance

*) If the problem related to this section occurs about this item, the responsible persons of both party (Customer and HITACHI) will discuss the matter in detail.

No.	ITEM		CRITE	RIA		APPLIED ZONE
	Scratches	Length L(mm)	Width W(mm)	Maximum number acceptable	Minimum space	
		Ignored	W≦0.02	Ignored	-	A,B
			0.02 <w≦0.04< td=""><td>10</td><td>-</td><td></td></w≦0.04<>	10	-	
		L≦20	W≦0.04	10	-	
	Dent	•	ne is acceptable y HITACHI standa	ard)		А
	Wrinkles in Polarizer	Same as above		,		Α
	Bubbles		diameter	Maximum	number	
		_	mm)	accer	otable	
		D≦	€0.3		ored	Α
		0.3 <d≦< td=""><td>€0.5</td><td>1</td><td>2</td><td></td></d≦<>	€0.5	1	2	
		0.5 <d< td=""><td></td><td>(</td><td>3</td><td></td></d<>		(3	
	Stains		Filamentous (Line shape)		
	Foreign	Length	Width	Maxim	num number	
	Materials	L(mm)	W(mm)	ac	ceptable	A D
		L≦2.0	W≦C	.03	gnored	A,B
L	Dark Spot	L≦3.0	0.03 <w≦0< td=""><td>0.05</td><td>10</td><td></td></w≦0<>	0.05	10	
		L≦2.5	0.05 <w≦0< td=""><td>.1</td><td>1</td><td></td></w≦0<>	.1	1	
С			Round(Do	t shape)		
		Average diamet	er Maximum nui	mber Minin	num Space	
D		D(mm)	acceptabl	e		
		D<0.2	Ignored		-	
		0.2≦D<0.3	10	•	10 mm	A,B
		0.3≦D<0.4	5	;	30 mm	
		0.4≦D	none		-	
		The total numb		nentous + Rour	nd=10	
			t easily are accep			
	Color Tone		by HITACHI STA	ANDARD		A
	Color Uniformity	Same as above	re	-		Α
	Dot Defect				aximum	
					number	
		0 11 1	4.1.4	ac	ceptable	
		Sparkle mode	1 dot	2) (0)	4	_
			2 dots (Note.(3)-(T))		A
		Dio ale me a al a	Total		5	-
		Black mode	1 dot	2) (5))	5	-
			2 dots (Note.(3)-([))	2	_
			Total Total		5	_
<u> </u>			Total		10	

KAOHSIUNG HITACHI		Nov 12 '10 S	Sh.	7B64PS 2710-TX14D12VM1CPC-4	DACE	10.2/5
ELECTRONICS CO.,LTD.	DATE	Nov.12,'10 N	۱o. ۱	7B64PS 2710-1X14D12VW1CPC-41	PAGE	10-2/5

(2) LED BACKLIGHT APPEARANCE

No.	ITEM		CRIT	ERIA		APPLIED ZONE
	Dark Spots White Spots	Average diamo D(mm)	eter	Maximum	number acceptable	Λ
E	Foreign Materials	$D \leq 0.4$			ignored	Α
D	(Spot)	0.4 <d< td=""><td></td><td></td><td>none</td><td></td></d<>			none	
	Foreign Materials	Width	Ler	ngth	Maximum number	
В	(Line)	W(mm)	L(n	nm)	acceptable	
Α		W≦0.2	L≦	2.5	1	Α
С		VV <u>≥</u> U.Z	2.5	<L	None	
K		0.2 <w< td=""><td></td><td>-</td><td>none</td><td></td></w<>		-	none	
L	Scratches	Width	Ler	ngth	Maximum number	
I		W(mm)	L(n	nm)	acceptable	
G		W≦0.1		-	ignored	^
Н		0.1 <w≦0.2< td=""><td>L≦</td><td>11.0</td><td>1</td><td>Α</td></w≦0.2<>	L≦	11.0	1	Α
Т		$0.1 < VV \ge 0.2$	11.0) <l< td=""><td>None</td><td></td></l<>	None	
		0.2 <w< td=""><td></td><td>-</td><td>none</td><td></td></w<>		-	none	

KAOHSIUNG HITACHI	DATE	Nov 12 '10	Sh.	7DC4DC 2740 TV44D42\/M4CDC 4	DVCE	10.2/5
ELECTRONICS CO.,LTD.	DATE	Nov.12,'10	No.	7B64PS 2710-TX14D12VM1CPC-4	PAGE	10-3/5

(3)Touch panel appearance

Visual inspection should be done under the following condition.

- *) The inspection should be done in a dark room. (about 1000(lx),500(lx)min. and non-directive)
- *) The distance between eyes of an inspector and the LCD module is 30 cm.

*) The viewing angle ≤ 60°.


<u> </u>	ne viewing angle≥c	, ,						
No.	ITEM		CRIT	ERIA		APPLIED ZONE		
	Scratches	Width W(mm)		ngth nm)	Maximum number acceptable			
		W>0.1		:10	None	A,B		
		0.10≧W>0.05	L<	(10	4 pcs max.	,		
		0.05≧W	L<	10	Ignored			
	Foreign	Fil	amentous	(Line sha	pe)			
Τ	Materials	Width	Ler	ngth	Maximum number			
0		W(mm)	L(n	nm)	acceptable	4 D		
	Ū	W>0.10	-		Dust (circular)	A,B		
СН		0.10≧W>0.05	3 <l< td=""><td>None</td><td></td></l<>		None			
п		0.05≧W	0.05≧W L≦3		Ignored			
Р			Round(Dot shape)					
Α		Average diam	eter	er Maximum number		A,B		
Ν		D(mm)		acceptable		A,D		
Е		D>0.35			None			
L		0.35≧D>0.2	25		6 psc max.	В		
		D≦0.25			Ignored	A,B		
	Newton Ring (Touch Panel)	Need to discuss wit	Need to discuss with customer					
	Touch Panel Uncleanliness	No conspicuous dirt				А		
	Rubbing Scratch	To be judged by HIT	ACHI stan	dard		-		

(4) Glass indentation


Glass indentation								
ITEM	SPECIF	SPECIFICATIONS						
Common Indentation	Z	$\begin{array}{ c c c c }\hline X & Y & Z \\ \leq 5.0 & \leq 3.0 & \leq T \\ \hline \end{array}$						
Corner Broken	X Z Z	X Y Z ≤3.0 ≤3.0 ≤T						
Proceeding Crack		None						

KAOHSIUNG HITACHI	DATE	Nov 12 '10	Sh.	7DC4DC 0740 TV44D40\/M4CDC 4	DACE	10 4/5
ELECTRONICS CO.,LTD.	DATE	Nov.12,'10	No.	7B64PS 2710-TX14D12VM1CPC-4	PAGE	10-4/5


Blistering Puffiness



Note 1: Definition of average diameter (D)



Note 2: Definition of length (L) and width (W)



Note 3: Definition of dot defect

(a) Dot Defect : Defect Area > 1/2 dot

(b) Sparkle mode: Brightness of dot is more than 30% at Black raster.

(c) Black mode: Brightness of dot is less than 70% at R.G.B raster.

(d) 1 dot: Defect dot is isolated, not attached to other defect dot.

(e) N dot: N defect dots are consecutive (fig.1).

(N means the number of defect dots.)

		(fia	.1)			
R	G	B	Ř	G	В	R	G	В
				Χ				
			<u>'</u>					

2 dots defect included defect dot "X" is defined as follows.

Adjacent dots to defect dot "X":




- (f) Counting definition of adjacent dots (1 set) : same as 1 dot defect.
- (g) Those wiped out easily are acceptable.

KAOHSIUNG HITACHI	D ^ T L	Nov 12 '10	Sh.	7B64PS 2710-TX14D12VM1CPC-4	DVCE	10 5/5
ELECTRONICS CO.,LTD.	DATE	Nov.12,'10	No.	7004P3 2/10-1X14D12VW1CPC-4	FAGE	10-5/5

11. PRECAUTION IN DESIGN

11.1 MOUNTING PRECAUTION

(1) When assembling the Touch Panel on you case, please refer to the figure below.



- (2) The clearance between the Touch Panel and case shall be designed so that the case edge never presses the input screen when it is deformed by heat or other causes.
- (3) The case shall be designed not to touch the tail portion (FPC for Touch Panel).
- (4) The boundary space between the effective area and the insulated area is unstable. Touching this area may effect the operation of the Touch Panel. The case must be designed so that it does not touch the boundary space.

11.2 PRECAUTIONS AGAINST ELECTROSTATIC DISCHARGE

As this module contains C-MOS LSIs, it is not strong against electrostatic discharge. Make certain that the operator's body is connected to the ground through a list band, etc. And don't touch I/F pins directly.

11.3 HANDLING PRECAUTIONS

- (1) Since the Touch Panel on the top, and the frame on the bottom tend to be easily damaged, they should be with full care so as not to get them touched, pushed or rubbed by a piece on glass, tweezers and anything else which are harder a pencil lead 2H.
- (2) As the adhesives used for adhering upper/lower polarizer's and frame are made of organic substances which will be deteriorated by a chemical reaction with such chemicals as acetone, toluene, ethanol and isopropyl alcohol. The following are recommended for use:

normal hexane

Please contact with us when it is necessary for you to use chemicals other than the above.

KAOHSIUNG HITACHI	DATE	Nov.12,'10	Sh.	7B64PS 2711-TX14D12VM1CPC-4	PAGE	11-1/3
ELECTRONICS CO.,LTD.	_,		No.		_	

- (3) Lightly wipe to clean the dirty surface with absorbent cotton or other soft material like chamois, soaked in the recommended chemicals without scrubbing it hardly. Always wipe the surface horizontally or vertically. Never give a wipe in a circle. To prevent the display surface from damage and keep the appearance in good state, it is sufficient, in general, to wipe it with absorbent cotton.
- (4) Immediately wipe off saliva or water drop attached on the display area because it may cause deformation or faded color.
- (5) Fogy dew deposited on the surface may cause a damage, stain or dirt to the polarizer.
 - When you need to take out the LCD module from some place at low temperature for test, etc.
 - It is required to be warmed them up to temperature higher than room temperature before taking them out.
- (6) Touching the display area or I/F pins with bare hands or contaminating them are prohibited, because the stain on the display area and poor insulation between terminals are often caused by being touched with bare hands. (Some cosmetics are detrimental to polarizer's.)
- (7) In general, the glass is fragile so that, especially on its periphery, tends to be cracked or chipped in handling. Please not give the LCD module sharp shocks by falling, etc.
- (8) Maximum pressure to the surface must be less than 1.96×10⁴ Pa.

 And if the pressure area is less than 1cm², maximum pressure must be less than 1.96N.
- (9) Since the metal width is narrow on these locations (see page 9-1/1), please careful with handling.
- (10) Top sheets shall be cleaned gently using a soft cloth such as those used for glasses. Hard wiping accumulated dust will leave scars on the surface even using a cloth.

11.4 OPERATION PRECAUTION

- (1) Using a LCM module beyond its maximum ratings may result in its permanent destruction.
 - LCM module's should usually be used under recommended operating conditions shown in chapter 4. Exceeding any of these conditions may adversely affect its reliability.
- (2) Response time will be extremely delayed at lower temperature than the specified operating temperature range and on the other hand LCD's shows dark blue at higher temperature.
 - However those phenomena do not main defects of the LCD module. Those phenomena will disappear in the specified operating temperature range.

KAOHSIUNG HITACHI		Nov 12 '10	Sh.	7DC4DC 0744 TV44D40\/M4CDC 4	DACE	11 2/2
ELECTRONICS CO.,LTD.	DATE	NOV. 12, 10	No.	7B64PS 2711-TX14D12VM1CPC-4	PAGE	11-2/3

- (3) If the display area is pushed hard during operation, some display patterns will be abnormally display.
- (4) A slight dew depositing on terminals may cause electrochemical reaction which leads to terminal open circuit. Please operate the LCD module under the relative condition of 40°C 85%RH.
- (5) Resistance range: Your controller shall be set up to allow the resistance range of Touch Panel specified in our CAS.
- (6) Pointed position of Touch Panel may shift owing to a change in resistance of Touch Panel depending on the operation condition. To compensate this shift, the set shall be given a calibration function.
- (7) Input shall be made with a stylus pen (poly acetal, R0.8). Chances are very high that use of a metal piece including a ball point pen or sharp edge will impair accuracy.
- (8) The Touch Panel is an auxiliary input device. The system shall be designed to have other input device.

11.5 STORAGE

In case of storing LCD module for a long period of time (for instance, for years) for the purpose of replacement use, the following precautions necessary.

- (1) Store the LCD modules in a dark place; do not expose them to sunlight or ultraviolet rays.
- (2) Keep the temperature between 10° C and 35° C at normal humidity.
- (3) Store the LCD modules in the container which is used for shipping from us.
- (4) No articles shall be left on the surface over an extended period of time.

11.6 SAFETY


Wear finger cots or gloves whenever handling or assembling a Touch Panel its glass edges are sharp.

KAOHSIUNG HITACHI	DATE	Sh	. 700400	0744 TV4 4D40\/\\	DACE	44 2/2
ELECTRONICS CO.,LTD.	DATE	NOV.12,10 No	/B64PS	2711-TX14D12VM1CPC-4	PAGE	11-3/3

12. DESIGNATION OF LOT MARK

12.1 LOT MARK

Lot mark is consisted of 5 digits for production lot and 6 digits for production control.



Year	Figure in
	lot mark
2010	0
2011	1
2012	2
2013	3
2014	4

Month	Figure in	Month	Figure in
WOTHIT	lot mark	WOTH	lot mark
Jan.	01	Jul.	07
Feb.	02	Aug.	08
Mar.	03	Sep.	09
Apr.	04	Oct.	10
May	05	Nov.	11
Jun.	06	Dec.	12

Week	Figure in
(day in calendar)	lot mark
1~ 7	1
8~14	2
15~21	3
22~28	4
29~31	5

12.2 SERIAL No.

Serial No. is consisted of 6 digits number (000001~999999).

12.3 REVISION (Rev.) CONTROL


Rev. column is controlled by manufacturing A-Z expect I and O is to be written on this column.

12.4 LOCATION OF LOT MARK

Label is bring attached on the back side of module.

12.5 REVISION(Rev.) CONTROL

Rev No.	ITEM
Α	CN1 JAE: FA5B040HF1R3000
В	CN1 JAE: FA5B040HP1R3000



KAOHSIUNG HITACHI		SI	Sh.	7DC4DC 0740 TV44D40\/M4CDC 4	DACE	10 1/1
ELECTRONICS CO.,LTD.	DATE	Nov.12,'10 No	lo.	7B64PS 2712-TX14D12VM1CPC-4	PAGE	12-1/1

13. PRECAUTION FOR USE

- (1) A limit sample should be provided by the both parities on an occasion when the both parties agree to its necessity.
 Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.
- (2) On the following occasions, the handling of the problem should be decided through discussion and agreement between responsible persons of the both parties.
 - (1) When a question is arisen in the specifications.
 - (2) When a new problem is arisen which is not specified in this specifications.
 - (3) When an inspection specifications change or operating condition change by customer is reported to HITACHI, and some problem is arisen in the specification due to the change.
 - (4) When a new problem is arisen at the customer's operating set for sample evaluation.
- (3) Regarding the treatment for maintenance and repairing, both parties will discuss it in six months later after latest delivery of this product.

The precaution that should be observed when handling LCM have been explained above.

If any points are unclear or if you have any requests, please contact with HITACHI.