



KAOHSIUNG HITACHI ELECTRONICS CO., LTD.

FOR MESSRS:	DATE: <u>Nov. 21th 201</u>	1

CUSTOMER'S ACCEPTANCE SPECIFICATIONS

TX31D37VM0CAA

Contents

-			
No.	ITEM	SHEET No.	PAGE
1	COVER	7B64PS 2701-TX31D37VM0CAA-1	1-1/1
2	RECORD OF REVISION	7B64PS 2702-TX31D37VM0CAA-1	2-1/1
3	GENERAL DATA	7B64PS 2703-TX31D37VM0CAA-1	3-1/1
4	ABSOLUTE MAXIMUM RATINGS	7B64PS 2704-TX31D37VM0CAA-1	4-1/1
5	ELECTRICAL CHARACTERISTICS	7B64PS 2705-TX31D37VM0CAA-1	5-1/1
6	OPTICAL CHARACTERISTICS	7B64PS 2706-TX31D37VM0CAA-1	6-1/2~2/2
7	BLOCK DIAGRAME	7B64PS 2707-TX31D37VM0CAA-1	7-1/1
8	RELIABILITY TESTS	7B64PS 2708-TX31D37VM0CAA-1	8-1/1
9	LCD INTERFACE	7B64PS 2709-TX31D37VM0CAA-1	9-1/10~10/10
10	OUTLINE DIMENSIONS	7B64PS 2710-TX31D37VM0CAA-1	10-1/2~2/2
11	APPEARANCE STANDARD	7B64PS 2711-TX31D37VM0CAA-1	11-1/3~3/3
12	PRECAUTIONS	7B64PS 2712-TX31D37VM0CAA-1	12-1/2~2/2
13	DESIGNATION OF LOT MARK	7B64PS 2713-TX31D37VM0CAA-1	13-1/1~1/1

ACCEPTED BY:	PROPOSED BY:	Kenthen

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2701-TX31D37VM0CAA-1	PAGE	1-1/1

2. RECORD OF REVISION

ATE	SHEET No.		SUMMARY		
		9			
KAOHSIUN	G HITACHI SS CO., LTD.	SHEET	7B64PS 2702-TX31D37VM0CAA-1	PAGE	2-



3. GENERAL DATA

3.1 DISPLAY FEATURES

This module is a 12.1" SVGA of 4:3 format amorphous silicon TFT. The pixel format is vertical stripe and sub pixels are arranged as R (red), G (green), B (blue) sequentially. This display is RoHS compliant, COG (chip on glass) technology and LED backlight are applied on this display.

Part Name	TX31D37VM0CAA
Module Dimensions	280.0(W) mm x 210.0(H) mm x 12.58 (D) mm typ.
LCD Active Area	246.0(W) mm x 184.5(H) mm
Pixel Pitch	0.3075(W) mm x 0.3075 (H) mm
Resolution	800 x 3(RGB)(W) x 600(H) dots
Color Pixel Arrangement	R, G, B Vertical stripe
LCD Type	Transmissive Color TFT; Normally Black
Display Type	Active Matrix
Number of Colors	16.7M Colors
Backlight	24 LEDs (3 series x 8)
Weight	(710) typ. (g)
Interface	LVDS; 20 pins
Power Supply Voltage	3.3V for LCD; 12V for Backlight
Power Consumption	1.815W for LCD; 9.6W for Backlight
Viewing Direction	Super Wide Version (In-Plane Switching)

KAOHSIUNG HITACHI SHEET PAGE 3-1/1 7B64PS 2703-TX31D37VM0CAA-1 ELECTRONICS CO., LTD. NO.



4. ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Min.	Max.	Unit	Remarks
Supply Voltage	VDD	0	4.0	V	-
Input Voltage of Logic	VI	-0.3	VDD+0.3	V	Note 1
Operating Temperature	Тор	-20	70	°C	Note 2
Storage Temperature	Tst	-30	80	°C	Note 2
Backlight Input Voltage	VLED	-	15	V	-

- Note 1: The rating is defined for the signal voltages of the interface such as CLK and pixel data pairs.
- Note 2: The maximum rating is defined as above based on the temperature on the panel surface, which might be different from ambient temperature after assembling the panel into the application. Moreover, some temperature-related phenomenon as below needed to be noticed:
 - Background color, contrast and response time would be different in temperatures other than $25\,^{\circ}\mathrm{C}\,.$
 - Operating under high temperature will shorten LED lifetime.

KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO. 7B64PS 2704-TX31D37VM0CAA-1 PAGE 4-1/1



5. ELECTRICAL CHARACTERISTICS

5.1 LCD CHARACTERISTICS

 $T_a = 25$ °C, VSS = 0V

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Power Supply Voltage	VDD	-	3.0	3.3	3.6	V	-
Differential Input Voltage for LVDS	VI	"H" level	-	-	+100	mV	Note 1
Receiver Threshold	VI	"L" level	-100	ı	-	1111	Note
Voltage Input for	\/_	"H" level	0.7VDD	ı	VDD	.,	COMS
AMode	VF	"L" level	0	ı	0.3VDD	V	Level
Power Supply Current	I _{DD}	IVDD=3.3V	-	550	600	mA	Note 2
Vsync Frequency	f_{v}	-	-	60	75	Hz	-
Hsync Frequency	$f_{\scriptscriptstyle H}$	-	-	37.7	50.6	KHz	Nata 2
CLK Frequency	$f_{\it CLK}$	-	37	40	43	MHz	Note 3

Note 1: VCM=+1.2V

VCM is common mode voltage of LVDS transmitter/receiver.

The input terminal of LVDS transmitter is terminated with 100 $\!\Omega.$



Note 2: An all white check pattern is used when measuring IDD. f_{ν} is set to 60 Hz.

Note 3: For LVDS transmitter input.

Note 4: 1.0A fuse is applied in the module for IDD. For display activation and protection purpose, power supply is recommended larger than 2.5A to start the display and break fuse once any short circuit occurred.

5.2 BACKLIGHT CHARACTERISTICS


 $T_a = 25 \, ^{\circ}C$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
LED Input Voltage	VLED	-	11.7	12	12.3	V	Note1
LED Forward Current	II ED	0V; 0% duty	-	800	-	m A	Note 2
(Dim Control)	ILED	3.3VDC; 100% duty	-	60	72	mA	Note 2
LED lifetime	-	800 mA	-	70K	-	hrs	Note 3

Note 1: As Fig. 5.1 shown, LED current is constant, 800 mA, controlled by the LED driver when applying 12V VLED.

Note 2: Dimming function can be obtained by applying DC voltage or PWM signal from the display interface CN1. The recommended PWM signal is $1K \sim 10K$ Hz with 3.3V amplitude.

Note 3: The estimated lifetime is specified as the time to reduce 50% brightness by applying 800 mA at $25\,^{\circ}\text{C}$.



KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO.

7B64PS 2705-TX31D37VM0CAA-1

PAGE

Global LCD Panel Exchange Center

6. OPTICAL CHARACTERISTICS

The optical characteristics are measured based on the conditions as below:

- Supplying the signals and voltages defined in the section of electrical characteristics.
- The backlight unit needs to be turned on for 30 minutes.
- The ambient temperature is 25 °C.
- In the dark room around 500~1000 lx, the equipment has been set for the measurements as shown in Fig 6.1.


						$T_a = 25 ^{\circ}C,$	$f_v = 60 \mathrm{Hz}, \mathrm{VI}$	DD = 3.3V
Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Brightness o	f White	1	$\phi = 0^{\circ}, \theta = 0^{\circ},$	480	600	ı	cd/m ²	Note 1
Brightness U	niformity	-	ILED= 90	70	-	ı	%	Note 2
Contrast F	Ratio	CR	mA/series	500	1000	-	-	Note 3
Response (Rising + Fa		$T_r + T_f$	$\phi = 0^{\circ}, \theta = 0^{\circ}$	1	30	65	ms	Note 4
		θ x	$\phi = 0^{\circ}, CR \ge 10$	75	85	-		
) (i a coim ac A		$\theta \mathbf{x}'$	φ = 180°, CR ≥ 10	75	85	1	D	Note 5
Viewing A	ingle	θ y	$\phi = 90^{\circ}$, CR ≥ 10	75	85	-	Degree	
		θ y'	$\phi = 270^{\circ}$, CR ≥ 10	75	85	-		
	D . 1	Х		0.58	0.63	0.68		
	Red	Υ		0.30	0.35	0.40		
	0	Х		0.28	0.33	0.38		
Color	Green	Υ		0.57	0.62	0.67		
Chromaticity	Blue	Х	$\phi = 0^{\circ}, \theta = 0^{\circ}$	0.10	0.15	0.20	-	Note 6
	biue	Υ		0.07	0.12	0.17		
	\\/hito	Х		0.28	0.33	0.38		
	White	Υ		0.33	0.38	0.43		

Note 1: The brightness is measured from the panel center point, P5 in Fig. 6.2, for the typical value.

Note 2: The brightness uniformity is calculated by the equation as below:

Brightness uniformity =
$$\frac{\text{Min. Brightness}}{\text{Max. Brightness}} \times 100\%$$

, which is based on the brightness values of the 9 points measured by BM-5 as shown in Fig. 6.2.






Note 3: The Contrast Ratio is measured from the center point of the panel, P5, and defined as the following equation:

$$CR = \frac{Brightness of White}{Brightness of Black}$$

Note 4: The definition of response time is shown in Fig. 6.3. The rising time is the period from 10% brightness to 90% brightness when the data is from black to white. Oppositely, Falling time is the period from 90% brightness falling to 10% brightness.



Note 5: The definition of viewing angle is shown in Fig. 6.4. Angle ϕ is used to represent viewing directions, for instance, $\phi = 270^{\circ}$ means 6 o'clock, and $\phi = 0^{\circ}$ means 3 o'clock. Moreover, angle θ is used to represent viewing angles from axis Z toward plane XY.

The display is super wide viewing angle version, so that the best optical performance can be obtained from every viewing direction.





Fig 6.4

Note 6: The color chromaticity is measured from the center point of the panel, P5, as shown in Fig. 6.2.

7 BLOCK DIAGRAM



Note1: Signals are CLK and pixel data pairs.

KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO. 7B64PS 2707-TX31D37VM0CAA-1 PAGE 7-1/			1	
	1	7B64PS 2707-TX31D37VM0CAA-1	PAGE	7-1/1



8. RELIABILITY TESTS

Test Item	Condition	
High Temperature	1) Operating 2) 70 °C	240 hrs
Low Temperature	1) Operating 2) -20 °C	240 hrs
High Temperature	1) Storage 2) 80 ° C	240 hrs
Low Temperature	1) Storage 2) -30 °C	240 hrs
Heat Cycle	1) Operating 2) −20 °C ↔ 70 °C 3) 1hr~2hr~1hr	240 hrs
Thermal Shock	1) Non-Operating 2) -35 °C ↔ 85 °C 3) 0.5 hr ↔ 0.5 hr	240 hrs
High Temperature & Humidity	1) Operating 2) 40 °C 85%RH 3) Without condensation 4) Note 3	240 hrs
Vibration	1) Non-Operating 2) 10~150 Hz 3) 3G 4) X, Y, and Z directions	1hr for each direction
Mechanical Shock	1) Non-Operating 2) 10 ms 3) 50G 4) ±X, ±Y and ±Z directions	Once for each direction
ESD	1) Operating 2) Tip: 150 pF, 330 Ω 3) Air discharge for glass: \pm 8KV	1) Glass: 9 points 2) Metal frame: 8 points

Note 1: Display functionalities are inspected under the conditions defined in the specification after the reliability tests.

4) Contact discharge for metal frame: ± 8KV

- Note 2: The display is not guaranteed for use in corrosive gas environments.
- Note 3: Under the condition of high temperature & humidity, if the temperature is higher than 40° C, the humidity needs to be reduced as Fig. 8.1 shown.
- Note 4: All pins of LCD interface(CN1) have been tested by ± 100 V contact discharge of ESD under non-operating condition.




Fig. 8.	1
---------	---

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2708-TX31D37VM0CAA-1	PAGE	8-1/1	
--	--------------	-----------------------------	------	-------	--



9.1 INTERFACE PIN CONNECTIONS

The display interface connector (CN1) is FI-SEB20P-HF13E made by JAE and Pin assignment is as below:

Pin No.	Symbol	Signal	Pin No.	Symbol	Signal		
1	VDD	Davis Completed Lands	11	IN2-	Direct data		
2	VDD	Power Supply for Logic	12	IN2+	Pixel data		
3	VSS	CND	13	VSS	GND		
4	VSS	GND	14	CLK IN-	- Pivol Clock		
5	INO-	Divol data	15	CLK IN+	Pixel Clock		
6	IN0+	Pixel data	16	VSS	GND		
7	VSS	GND	17	IN3-	Divisi Olaski		
8	IN1-	Divol data	18	IN3+	Pixel Clock		
9	IN1+	Pixel data	19	AMODE	LVDS Data Mapping Setting		
10	VSS	GND	20	DIM	Note 2		

Note 1: IN n- and IN n+ (n=0, 1, 2), CLK IN- and CLK IN+ should be wired by twist-pairs or side-by-side FPC patterns, respectively.

Note 2: Normal brightness: 0V or 0% PWM duty; Brightness control: 0V to 3.3V DC or 0% to 100% PWM duty.

The backlight connector (CN2) is SM02(8.0)B-BHS-1-TB(LF)(SN), and pin assignment is as below:

Pin No.	Signal	Signal
1	VLED	12VDC
2	GND	Ground


KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO. 7B64PS 2709-TX31D37VM0CAA-1 PAGE 9-1/10

9.2 LVDS INTERFACE

Machine Side


TFT-LCD Side






② 8Bit Mode AMODE=High

CN1



3 6Bit Mode

CN1



Note 1: LVDS cable impedance should be 100 ohms per signal line when each

2-lines(+,-) is used in differential mode.

Note 2: Transmitter Made by Thine: THC63LVDM83D equivalent.

Transmitter is not contained in Module.

Note 3: Receiver : with built-in TCON IC.

KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO. 7B64PS 2709-TX31D37VM0CAA-1 PAGE 9-2/10	0
---	---



9.3 DATA MAPPING

1) 8 Bit Mode

Tra	insmitter	AMODE					
Pin No.	Data	=Low	=High				
51	TA0	R0 (LSB)	R2				
52	TA1	R1	R3				
54	TA2	R2	R4				
55	TA3	R3	R5				
56	TA4	R4	R6				
3	TA5	R5	R7 (MSB)				
4	TA6	G0 (SLB)	G2				
6	TB0	G1	G3				
7	TB1	G2	G4				
11	TB2	G3	G5				
12	TB3	G4	G6				
14	TB4	G5	G7 (MSB)				
15	TB5	B0 (LSB)	B2				
19	TB6	B1	В3				
20	TC0	B2	B4				
22	TC1	В3	B5				
23	TC2	B4	B6				
24	TC3	B5	B7 (MSB)				
27	TC4	(NA)	(NA)				
28	TC5	(NA)	(NA)				
30	TC6	DE	DE				
50	TD0	R6	R0 (LSB)				
2	TD1	R7 (MSB)	R1				
8	TD2	G6	G0 (LSB)				
10	TD3	G7 (MSB)	G1				
16	TD4	B6	B0 (LSB)				
18	TD5	B7 (MSB)	B1				
25	TD6	(NA)	(NA)				

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.


SHEET NO.

7B64PS 2709-TX31D37VM0CAA-1

PAGE


9-3/10





DE : Display Enable NA : Not Availble

<AMODE=High>



DE : Display Enable NA : Not Availble

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.

SHEET NO.

7B64PS 2709-TX31D37VM0CAA-1


PAGE

9-4/10



2) 6 Bit Mode

Trans	smitter	AN	MODE
Pin No.	Data	=Low	=High
51	TA0	R0 (LSB)	R0 (LSB)
52	TA1	R1	R1
54	TA2	R2	R2
55	TA3	R3	R3
56	TA4	R4	R4
3	TA5	R5 (MSB)	R5 (MSB)
4	TA6	G0 (SLB)	G0 (LSB)
6	TB0	G1	G1
7	TB1	G2	G2
11	TB2	G3	G3
12	TB3	G4	G4
14	TB4	G5 (MSB)	G5 (MSB)
15	TB5	B0 (LSB)	B0 (LSB)
19	TB6	B1	B1
20	TC0	B2	B2
22	TC1	B3	B3
23	TC2	B4	B4
24	TC3	B5 (MSB)	B5 (MSB)
27	TC4	(NA)	(NA)
28	TC5	(NA)	(NA)
30	TC6	DE	DE
50	TD0	GND	GND
2	TD1	GND	GND
8	TD2	GND	GND
10	TD3	GND	GND
16	TD4	GND	GND
18	TD5	GND	GND
25	TD6	(NA)	(NA)



KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO.

7B64PS 2709-TX31D37VM0CAA-1

PAGE

9-5/10



9.4 DATA INPUT for DISPLAY COLOR(8BIT MODE)

					Red	Data	1					G	reen	Dat	а						Blue	Data	3		
Input		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	В5	B4	В3	B2	B1	В0
colo	-	MSB							LSB	MSB							LSB	MSB							LSB
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
Basic	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	•	:	:	:	:	:	:	•	:	:	:	:		:	:	:	:	:	:	:	:
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	·	:		:	:	:	:	:	:	:	:
	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
	:	:	:	:	:	:	:	:			:		:	:	:	:		:	:	:	:	:	:	:	:
Green			:	:	:	:	:				:	:	:	:	:	:	•	:	:	:	:	:	:	:	:
	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
DI.		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Blue	·		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Note 1: Definition of gray scale : Color(n) Number in parenthesis indicates gray scale level. Larger number corresponds to brighter level.

Note 2: Data Signal: 1: High, 0: Low

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2709-TX31D37VM0CAA-1	PAGE	9-6/10	
--	--------------	-----------------------------	------	--------	--



(6BIT MODE)

	Input		R	ed	Dat	ta			Gr	een	Da	ata			В	lue	Da	ta	
		R5	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B5	B4	В3	B2	B1	B0
color	,	MSB					LSB	MSB						MSB					LSB
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
Basic	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
Color	Cyan	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0 4	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(1)	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(2)	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
Red	:	:	:	:	:	:	:	:	:	:	:				:	:	:	:	:
Red	:	:	• •	• •	:	:	:	:		:			<i>^</i>	••	:		• •	• •	:
	Red(61)	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	Red(62)	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red(63)	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
	Green(2)	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Green	:	:	:	:	÷).	:	:	:	:	:	:	:	:	:	:	:	:	:
Green	:	:		:		:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Green(61)	0	0	0	0	0	0	1	1	1	1	0	1	0	0	0	0	0	0
	Green(62)	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0
	Green(63)	0	0	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Blue	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
Dide	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:
	Blue(61)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	0	1
	Blue(62)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0
	Blue(63)	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1

Note 1: Definition of gray scale : Color(n) Number in parenthesis indicates gray scale level. Larger number corresponds to brighter level.


Note 2: Data Signal: 1: High, 0: Low

KAOHSIUNG HITACHI SHEI ELECTRONICS CO., LTD. NO	7B64PS 2709-TX31D37	VM0CAA-1 PAGE	9-7/10	
--	---------------------	---------------	--------	--

9.5 INTERFACE TIMING

(1) LVDS Receiver Timing

(Interface of TFT module)



KINX=((KINX+)-(RINX-) (X=0, 1	,2)

	ltem		Min.	Typ.	Max.	Unit	Note
DCLK	FREQUENCY	1/tcLK	37	40	43	MHz	
RinX	0 data position	tRP0	1/7*tCLK -0.4	1/7*tCLK	1/7*tCLK +0.4		
(X=0,1,2)	1st data position	tRP1	-0.4	0	+0.4		
	2nd data position	tRP2	6/7*tCLK -0.4	6/7*tCLK	6/7*tCLK +0.4		
	3rd data position	tRP3	5/7*tCLK -0.4	5/7*tCLK	5/7*tCLK +0.4	ns	
	4th data position	tRP4	4/7*tCLK -0.4	4/7*tCLK	4/7*tCLK +0.4		
	5th data position	tRP5	3/7*tCLK -0.4	3/7*tCLK	3/7*tCLK +0.4		
	6th data position	tRP6	2/7*tCLK -0.4	2/7*tCLK	2/7*tCLK +0.4		

KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO.


7B64PS 2709-TX31D37VM0CAA-1

PAGE

9-8/10

(2) Timing converter timing

(Input timing for transmitter)



The timings except mentiond above are referd to the specifications of your transmitter.

Item		Symbol	Min.	Тур.	Max.	Unit	
DCLK	Cycle time	t _{CLK}	23.3	25.0	27.0	ns	
	Horizontal Cycle	t _H	850	1060	1260	4	
DTMG	Horizontal Valid Data width	t _{HD}	800	800	800	t _{CLK}	
	Vertical Cycle	tv	603	628	728		
	Vertical Valid Data width	t _{VD}	600	600	600	t _H	

Note 1: It counts by a typical value of line cycle time.

KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO.	7B64PS 2709-TX31D37VM0CAA-1	PAGE	9-9/10	
--	-----------------------------	------	--------	--



(3) POWER SEQUENCE




Fig. 8.7 Power Sequence Timing


- Note 1: In order to avoid any damages, VDD has to be applied before all other signals. The opposite is true for power off where VDD has to be remained on until all other signals have been switch off. The recommended time period is 1 second.
- Note 2: In order to avoid showing uncompleted patterns in transient state. It is recommended that switching the backlight on is delayed for 1 second after the signals have been applied. The opposite is true for power off where the backlight has to be switched off 1 second before the signals are removed.

KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO.

7B64PS 2709-TX31D37VM0CAA-1


PAGE

9-10/10



10. OUTLINE DIMENSIONS 10.1 FRONT VIEW

Global LCD Panel Exchange Center





11. APPEARANCE STANDARD

The appearance inspection is performed in a dark room around 500~1000 lx based on the conditions as below:

- The distance between inspector's eyes and display is 30 cm.
- The viewing zone is defined with angle θ shown in Fig. 11.1 The inspection should be performed within 45° when display is shut down. The inspection should be performed within 5° when display is power on.




Fig 11.1

11.1 THE DEFINITION OF LCD ZONE

LCD panel is divided into 3 areas as shown in Fig.11.2 for appearance specification in next section. A zone is the LCD active area (dot area); B zone is the area, which extended 1 mm out from LCD active area; C zone is the area between B zone and metal frame.

In terms of housing design, B zone is the recommended window area customers' housing should be located in.




Fig 11.2




11.2 LCD APPEARANCE SPECIFICATION

The specification as below is defined as the amount of unexpected phenomenon or material in different zones of LCD panel. The definitions of length, width and average diameter using in the table are shown in Fig. 11.3 and Fig. 11.4.

Item	Criteria				Applied zone			
	Length (mm) Wi		(mm)	Maximum nu	ımber	Minimum space		
	Ignored	W≦0.01		Ignored		-		
	L≦40	W≦	0.02	10		-		
	L≦20	W≦	0.04	10		-		
Scratches	Round (Dot Shape)				A,B			
	Average diameter ((mm)	Maxim	um number	Mir	nimum space		
	D≦0.2		Iç	gnore		-		
	D≦0.4			10		- (
Dent		Ser	ious one	is not allowed			Α	
Wrinkles in polarizer		Ser	ious one	is not allowed			Α	
	Average diame	eter (mr	n)	Max	imum r	number		
	D≦0.3	3			Ignore	ed		
Bubbles on polarizer	0.3 <d≦< td=""><td><u></u>0.5</td><td></td><td></td><td>10</td><td></td><td>Α</td></d≦<>	<u></u> 0.5			10		Α	
	0.5 <d≦< td=""><td>≨1.0</td><td></td><td></td><td>5</td><td></td><td></td></d≦<>	≨1.0			5			
		Fila	mentous	(Line shape)				
	Length (mm)							
			Width (mm)		Maximum number		A,B	
	L≦1.0			2 .10/	Ignored			
	1.0≦L		0.00	06 <w dot="" shape<="" td=""><td>Oot Shape</td><td colspan="2"></td></w>		Oot Shape		
1) Stains	Round (Dot shape)							
2) Foreign Materials	Average diameter (mm)		Maximui	m number	Mir	nimum Space		
3) Dark Spot	D≦0.45		lgn	ored		-		
	0.45 <d≦0.7< td=""><td colspan="2"></td><td colspan="2">5 -</td><td>-</td><td>A,B</td></d≦0.7<>			5 -		-	A,B	
	0.7 <d< td=""><td></td><td colspan="2">None</td><td colspan="2">-</td><td colspan="2"></td></d<>		None		-			
	In total Filamentous + Round=10							
	Those wiped out easily are acceptable							
			Ţ	уре	Max	imum number		
			1	dot	4			
			2 adja	cent dot		1		
	Bright dot-defect	3	adjacent	dot or above	N	lot allowed		
Dot-Defect			In total		5		Δ.	
(Note 1)			1	dot		5	Α	
	David dat date d		2 adja	cent dot		2		
	Dark dot-defect	3	adjacent	dot or above	١	lot allowed		
				In total 5		5		
		In tota	ıl			10		


					ı
KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2711-TX31D37VM0CAA-1	PAGE	11-2/3	





Note 1: The definitions of dot defect are as below:

- The defect area of the dot must be bigger than half of a dot.
- For bright dot-defect, showing black pattern, the dot's brightness must be over 30% brighter than others.
- For dark dot-defect, showing white pattern, the dot's brightness must be under 70% darker than others.
- The definition of 1-dot-defect is the defect-dot, which is isolated and no adjacent defect-dot.
- The definition of adjacent dot is shown as Fig. 11.5.
- The Density of dot defect is defined in the area within diameter $_{\varphi}$ =20mm.





12. PRECAUTIONS

12.1 PRECAUTIONS OF ESD

- 1) Before handling the display, please ensure your body has been connected to ground to avoid any damages by ESD. Also, do not touch display's interface directly when assembling.
- 2) Please remove the protection film very slowly before turning on the display to avoid generating ESD.

12.2 PRECAUTIONS OF HANDLING

- 1) In order to keep the appearance of display in good condition, please do not rub any surfaces of the displays by sharp tools harder than 3H, especially touch panel, metal frame and polarizer.
- 2) Please do not pile the displays in order to avoid any scars leaving on the display. In order to avoid any injuries, please pay more attention for the edges of glasses and metal frame, and wear finger cots to protect yourself and the display before working on it.
- 3) Touching the display area or the terminal pins with bare hand is prohibited. This is because it will stain the display area and cause poor insulation between terminal pins, and might affect display's electrical characteristics furthermore.
- 4) Do not use any harmful chemicals such as acetone, toluene, and isopropyl alcohol to clean display's surfaces.
- 5) Please use soft cloth or absorbent cotton with ethanol to clean the display by gently wiping. Moreover, when wiping the display, please wipe it by horizontal or vertical direction instead of circling to prevent leaving scars on the display's surface, especially polarizer.
- 6) Please wipe any unknown liquids immediately such as saliva, water or dew on the display to avoid color fading or any permanently damages.
- 7) Maximum pressure to the surface of the display must be less than 1.96×10^4 Pa. If the area of adding pressure is less than 1 cm^2 , the maximum pressure must be less than 1.96N.

12.3 PRECAUTIONS OF OPERATING

- 1) Please input signals and voltages to the displays according to the values defined in the section of electrical characteristics to obtain the best performance. Any voltages over than absolute maximum rating will cause permanent damages to this display. Also, any timing of the signals out of this specification would cause unexpected performance.
- 2) When the display is operating at significant low temperature, the response time will be slower than it at 25 °C . In high temperature, the color will be slightly dark and blue compared to original pattern. However, these are temperature-related phenomenon of LCD and it will not cause permanent damages to the display when used within the operating temperature.
- 3) The use of screen saver or sleep mode is recommended when static images are likely for long periods of time. This is to avoid the possibility of image sticking.
- 4) Spike noise can cause malfunction of the circuit. The recommended limitation of spike noise is no bigger than \pm 100 mV.

KAOHSIUNG HITACHI ELECTRONICS CO., LTD.	SHEET NO.	7B64PS 2712-TX31D37VM0CAA-1	PAGE	12-1/2	
--	--------------	-----------------------------	------	--------	--



12.4 PRECAUTIONS of STORAGE

If the displays are going to be stored for years, please be aware the following notices.

- 1) Please store the displays in a dark room to avoid any damages from sunlight and other sources of UV light.
- 2) The recommended long term storage temperature is between 10 $^{\circ}$ ~35 $^{\circ}$ and 55%~75% humidity to avoid causing bubbles between polarizer and LCD glasses, and polarizer peeling from LCD glasses.
- 3) It would be better to keep the displays in the container, which is shipped from Hitachi, and do not unpack it.
- 4) Please do not stick any labels on the display surface for a long time, especially on the polarizer.

KAOHSIUNG HITACHI ELECTRONICS CO., LTD. SHEET NO.

7B64PS 2712-TX31D37VM0CAA-1

PAGE

12-2/2



13. DESIGNATION OF LOT MARK

1) The lot mark is showing in Fig.13.1. First 4 digits are used to represent production lot, T represented made in Taiwan, and the last 6 digits are the serial number.




Fig. 13.1

2) The tables as below are showing what the first 4 digits of lot mark are shorted for.

Year	Lot Mark
2010	0
2011	1
2012	2
2013	3
2014	4

Lot Mark	Month	Lot Mark
01	Jul.	07
02	Aug.	08
03	Sep.	09
04	Oct.	10
05	Nov.	11
06	Dec.	12
	01 02 03 04 05	01 Jul. 02 Aug. 03 Sep. 04 Oct. 05 Nov.

Week	Lot Mark
1~7 days	1
8~14 days	2
15~21 days	3
22~28 days	4
29~31 days	5

- 3) Except letters I and O, revision number will be shown on lot mark and following letters A to Z.
- 4) The location of the lot mark is on the back of the display shown in Fig. 13.2.



Fig. 13.2