

ASPEN® Device CellBus® Access Processor TXC-05810

DATA SHEET

FEATURES I

- TranSwitch CellBus[®] switch fabric compliant, interoperable with CUBIT[®]-Pro (TXC-05802 and TXC-05802B) and CUBIT[®]-3 (TXC-05804)
- RISC-based hardware architecture
- Dual independent CellBus interfaces for increased throughput or redundancy
- UTOPIA Level 2P interface (ATM/PHY layer emulation for cell and packet transport)
- Support for local host with capability for CellBus based management
- 32-/64-bit synchronous SRAM port for data storage
- Upgradeable firmware supports design and field upgrades
- · Cell insertion/extraction through host interface
- Message-based interface for host-ASPEN communication
- Operates at bit rates up to 155 Mbit/s
- +3.3 V ±5% and +2.5 V ±5% power supplies for input/output and CMOS core circuits, respectively
- Test Access Port for IEEE 1149.1 boundary scan
- 503-lead Enhanced Plastic Ball Grid Array package (EPBGA, 40 mm x 40 mm)

DESCRIPTION

The ASPEN $^{\tiny (B)}$ device (TXC-05810) is a revolutionary, RISC-based processor designed to support the requirements of next generation multi-service access systems.

The ASPEN supports $CellBus^{\circledR}$ operation in both cell and packet modes via two independent CellBus ports. The ASPEN and CellBus may be configured to support redundant system operation or, alternatively, to provide greater system throughput. Line interface is via UTOPIA Level 2 for ATM cells or Level 2P for variable length packets. Buffering of data traffic and control information, such as connection tables, is stored in an external synchronous SRAM. Communication to a local host, if desired, is message based and via an external Dual Port RAM.


The flexible nature of the ASPEN device architecture supports a variety of cell, packet, and cell/packet interworking modes. The ASPEN device's mode of operation is determined by firmware downloaded into the device instruction memory.

Contact TranSwitch for details of UTOPIA Level 2P interface specifications and information on available operational firmware.

APPLICATIONS

She 1 ATM Access Multiplexers

- DSLAM Applications
- Multi-Service Access Multiplexers
- ATM LAN Switch
- VoIP/VoATM Voice Gateways
- Layer 2/3/4 Switches
- Frame Relay Switch



6,134,653; 6,205,155 U.S. and/or foreign patents issued or pending Copyright © 2001 TranSwitch Corporation

DataSheetATM AccessEDGE is a trademark of TranSwitch Corporation

TranSwitch, TXC, ASPEN, CellBus, and CUBIT are registered trademarks of TranSwitch Corporation

Document Number: TXQ495810-MBSheet4U.com Ed. 3, June 2001

TranSwitch Corporation • 3 Enterprise Drive • Shelton, Connecticut 06484 • USA Tel: 203-929-8810 • Fax: 203-926-9453 • www.transwitch.com



TABLE OF CONTENTS

Section	Page
List of Figures	
Block Diagram	!
Block Diagram Description	
The CellBus Interface	
	6
CellBus Status Signals and Monitoring	10
CellBus Bus Arbiter Selection	1
CellBus Burst Reduction Algorithm	12
CellBus Congestion Indication	12
CellBus NACK Indication	12
CellBus Electrical Interface	13
	14
	15
	20
	24
	24
<u> </u>	20
	20
	27
	27
	on32
BSDL FileData	nSheet4U:com30
•	36
	37
	38
	39
	4
	44
	44
	imitations 4
	4
	47
	5^
	115
	115
	134
	148
	167
	167
	167
ATM Connection Setup Procedure	167
* Note: For ease of reading, references to the C abbreviated to CellBus throughout this d	CellBus® switch fabric or a CellBus® bus may be ocument.

DataShe

DataSheet4U.com

et4U.com

www.DataSheet4U.com

ASPEN TXC-05810

TABLE OF CONTENTS (cont.)

Section	Page
Package Information	168
Ordering Information	169
Related Products	169
Standards Documentation Sources	170
List of Data Sheet Changes	172
Documentation Update Registration Form*	177

LIST OF FIGURES

Figure Page 1 ASPEN Device (TXC-05810) Block Diagram5 2 CellBus Interconnection Diagram6 3 4 5 6 7 8 9 10 11 12 Timing of Receive Frame Interface, Single-PHY (ASPEN Device in ATM Layer Emulation)17 13 14 Timing of Receive Frame Interface, Multi-PHY (ASPEN Device in PHY Layer Emulation)19 15 Timing of Transmit Frame Interface, Single-PHY (ASPEN Device in ATM Layer Emulation)21 16 Timing of Transmit Frame Interface, Multi-PHY (ASPEN Device in PHY Layer Emulation)23 17 19 20 21 22 23 24 Timing of Receive Interface for UTOPIA Mode, Single-PHY (PHY Layer Emulation, 8-bit)51 25 Timing of Receive Interface for UTOPIA Mode, Single-PHY (PHY Layer Emulation, 16-bit)52 26 Timing of Receive Interface for UTOPIA Mode, Single-PHY (ATM Layer Emulation, 8-bit)53 27 Timing of Receive Interface for UTOPIA Mode, Single-PHY (ATM Layer Emulation, 16-bit)54 28 Timing of Receive Interface for UTOPIA Mode, Multi-PHY (PHY Layer Emulation, 8-bit)55 29 Timing of Receive Interface for UTOPIA Mode, Multi-PHY (PHY Layer Emulation, 16-bit)56 30 Timing of Receive Interface for UTOPIA Mode, Multi-PHY (ATM Layer Emulation, 8-bit)57 Timing of Receive Interface for UTOPIA Mode, Multi-PHY (ATM Layer Emulation, 16-bit)58 31 Timing of Receive Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 8-bit)59 www.DataSheet4U.com

^{*} Please note that TranSwitch provides documentation for all of its products. Current editions of many documents are available from the Products page of the TranSwitch Web site at www.transwitch.com. Customers who are using a TranSwitch Product, or planning to do so, should register with the TranSwitch Marketing Department to receive relevant updated and supplemental documentation as it is issued. They should also contact the Applications Engineering Department to ensure that they are provided with the latest available information about the product, especially before undertaking development of new designs incorporating the product.

DATA SHEET



LIST OF FIGURES (cont.)

Fig	ure	Page
33	Timing of Receive Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 16-bit)	61
34	Timing of Receive Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 8-bit)	63
35	Timing of Receive Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 16-bit)	65
36	Timing of Receive Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 8-bit)	67
37	Timing of Receive Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 16-bit)	69
38	Timing of Receive Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 8-bit)	71
39	Timing of Receive Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 16-bit)	73
40	Timing of Transmit Interface for UTOPIA Mode, Single-PHY (PHY Layer Emulation, 8-bit)	75
41	Timing of Transmit Interface for UTOPIA Mode, Single-PHY (PHY Layer Emulation, 16-bit)	76
42	Timing of Transmit Interface for UTOPIA Mode, Single-PHY (ATM Layer Emulation, 8-bit)	77
43	Timing of Transmit Interface for UTOPIA Mode, Single-PHY (ATM Layer Emulation, 16-bit)	78
44	Timing of Transmit Interface for UTOPIA Mode, Multi-PHY (PHY Layer Emulation, 8-bit)	79
45	Timing of Transmit Interface for UTOPIA Mode, Multi-PHY (PHY Layer Emulation, 16-bit)	
46	Timing of Transmit Interface for UTOPIA Mode, Multi-PHY (ATM Layer Emulation, 8-bit)	
47	Timing of Transmit Interface for UTOPIA Mode, Multi-PHY (ATM Layer Emulation, 16-bit)	
48	Timing of Transmit Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 8-bit)	
49	Timing of Transmit Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 16-bit)	
50	Timing of Transmit Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 8-bit)	
51	Timing of Transmit Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 16-bit)	
52	Timing of Transmit Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 8-bit)	
53	Timing of Transmit Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 16-bit)	
54	Timing of Transmit Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 8-bit)	
55	Timing of Transmit Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 16-bit)	
56	Timing of Signals for CellBus Interfaces	
57	Timing of CellBus Frame Position	
58	Timing Relationship Between PCLK and EPC Clocks	
59	Timing Relationship Between SRCLKI and SRCLKO Clocks	
60	Timing of SSRAM Read Cycle	
61	Timing of SSRAM Write Cycle	
62	Timing of Messaging Read Cycle for Non-Status Location	
63	Timing of Messaging Write Cycle for Non-Status Location	
64	Timing of Read Cycle for Status Location	
65	Timing of Serial Line Control Interface	
66	Timing of Serial EEPROM Interface	
67	Boundary Scan Timing Diagram	
68	History Buffer Interface Timing	
69 70	Timing of General Purpose Outputs	111
70 71	Timing Relationship of RESET and FWRST	
71 72	Control Register WRITE Message Format Control Register READ Message Format	
72 73	RC Filter for PLLVDD	
73 74	ASPEN Device (TXC-05810) 503-Lead Enhanced Plastic Ball Grid Array Package	
, -+	- ADI EN DEVICE LIAD-UJU IVI JUJ-LEGU ENHGNUCU I IGBUU DAN GINU ANAV FAUNAUC	

et4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

BLOCK DIAGRAM




Figure 1. ASPEN Device (TXC-05810) Block Diagram

BLOCK DIAGRAM DESCRIPTION

A simplified block diagram of the ASPEN device is shown in Figure 1. Device functionality is defined by operational firmware running on the three internal RISC processors (Inlet, Outlet, and Rate - IP, OP and RP). This firmware is downloaded into instruction RAM Downloaded into the processors' instruction RAM via a Dual Port RAM (DPRAM) connected to the Host Interface Port.

Supplemental information on the operation, control and configuration of the ASPEN device is provided in a separate User's Guide specific to each operational firmware load. Contact TranSwitch for further details.

DataSheet4U.com



THE CELLBUS INTERFACE

CellBus Operation

The ASPEN device is a versatile CMOS VLSI device for implementing ATM switching and traffic management functions. Various ATM cell switching or multiplexing structures can be formed by interconnection of a number of ASPEN devices over each of two 37-line parallel buses with 32 data bits, the *CellBus*. Since the interconnect structure is a bus, communications between any of the devices on the bus is possible. Each cell placed onto either *CellBus* by an ASPEN device can be routed either to one single *CellBus* device port (unicast addressing), or to multiple *CellBus* device ports (multicast or broadcast addressing). Depending upon the needs of an application, up to 32 *CellBus* devices may be interconnected on either *CellBus*. When using the ASPEN device (TXC-05810), the maximum bus clock frequency is 32 MHz and the raw bandwidth of each *CellBus* exceeds 1 Gbit/s.




Figure 2. CellBus Interconnection Diagram

CellBus, shown in Figure 2, is a shared bus, and can be implemented either on a single circuit card, or in a backplane configuration among multiple circuit cards. Since multiple ASPEN devices share the same bus, bus access contention must be resolved. This access contention is resolved by use of a central arbitration function. ASPEN devices will request bus access, and the central Bus Arbiter will grant access back, in response. The circuitry for this Bus Arbiter is included inside the ASPEN device, with separate circuits for each of the two buses. Any one ASPEN device on a given bus in a system may be selected to perform the bus arbitration function. The selected ASPEN device will also generate the frame pulse for the arbitrated bus.

et4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com

DATA SHEET

ASPEN TXC-05810




Figure 3. CellBus Frame Format

CellBus has a framed format 16 clock cycles long and 32 bits wide, which is illustrated in Figure 3. The first cycle of each frame is the Request cycle (Cycle 0), during which those ASPEN devices which have a cell to send to the bus each make an access request by asserting one or two assigned bits on the bus. The device address assigned to each ASPEN device by control straps bits UA(4-0) and mirrored by control bits UA(4-0) uniquely specifies which two bits it may assert during the bus Request cycle time. By asserting one of its assigned bits, or the other, or both, access requests of three different priorities may be made. A central Bus Arbiter accepts these access requests, executes an arbitration algorithm, and issues a bus access grant during the final cycle of the frame, the Grant cycle (Cycle 15). Each grant issued by the arbiter is for one ASPEN device to send one cell to the bus. Whichever ASPEN device is issued a grant during one cell will transmit its cell during the 14 Cell Body clock cycles of the next bus frame, and will also drive an 8-bit cell parity check during the Grant cycle of the same bus frame. Each cell sent can be of unicast, multicast, or broadcast type. ASPEN devices will accept single-address cells routed to an address defined by their address straps, all broadcast cells, and selected multicast cells. Thus, cells may be sent from any one ASPEN device to any one ASPEN device or to multiple ASPEN devices.

The ASPEN device can be operated in either 16-user or 32-user mode for each *CellBus* by setting the two control bits U16/32A and U16/32B in RP register 0/6/2. For the 16-user mode, each *CellBus* frame occurs between framing pulses, as shown on the left side of Figure 4. However, in 32-user mode, two frames occur between framing pulses, the first for even frames (users 0-15) and the second for odd frames (users 16-31), as shown on the right side of Figure 4. The request cycle in the even frame coincides with the frame pulse, whereas in

raSheet411.com www.DataSheet4U.com

DATA SHEET



the odd frame the pulse is not present. In the even frame ASPEN devices 0-15 (lower 16 users) request access to the bus and in the odd frame ASPEN devices 16-31 (upper 16 users) request access to the bus. The full bus bandwidth is available to be shared among all the users of the bus in both 16-user and 32-user modes.




Figure 4. CellBus 16/32-User Frame Format

DataSheet4U.com

To detect *CellBus* errors, a BIP-8 (Bit Interleave Parity byte) is calculated over the 54-byte data field that extends from the first Tandem Routing Header byte through the final payload data byte, Byte 47. The BIP-8 is generated by the transmitting ASPEN device using the following algorithm. The first byte of the Tandem Routing Header is exclusive-or gated with an all-ones byte, creating a starting seed value. This seed value is then exclusive-or gated with the second byte of the Tandem Routing Header. The result is then exclusive-or gated with the next byte in the cell. This process is repeated with every successive byte in the cell, through Byte 47 of the payload, and the final result is transmitted as the BIP-8 byte in cycle 15. The receiving ASPEN device performs the same process and compares the generated BIP-8 with the received BIP-8. If no errors are detected the receiving ASPEN device pulls CBACKA or CBACKB low, acknowledging receipt of a cell. All ASPEN devices calculate the BIP-8 value for each cell transferred across the *CellBus*, allowing every device to detect and report a BIP-8 error. The *CellBus* Routing Header has its own CR C-4 field and is not included in the BIP-8 calculation.

The only signals required to operate each bus that are not sourced by an ASPEN device are two transfer clocks per *CellBus*: write clocks (CBWCA, CBWCB), and read clocks (CBRCA, CBRCB). These clock signals are of the same frequency, but may be slightly phase-offset to allow for reliable bus operation. The framing pulse used to define the bus frame cycle is sent out by one of the ASPEN devices, and the arbitration function is also performed by the same ASPEN device. Each ASPEN device contains the circuitry for both the Bus Arbiter and the Frame Pulse Generator. Only one ASPEN device per *CellBus* will have this circuitry enabled, by setting the ENARBA/ENARBB leads on the device to the active low level.

www.DataSheet4U.com

DataShe

ataSheet4U.com

et4U.com

ASPEN TXC-05810

CellBus Cell Routing

The CellBus architecture allows several types of cell routing:

Point-to-Point Routing: In Unicast or Single Address cell routing a cell coming into an input port is transferred to a single output port. The ASPEN device can address a cell to itself, effectively implementing both the input and output ports.

Point-to-Multipoint (Broadcast): A cell coming into the input port is routed to all the output ports (ASPEN devices) in the *CellBus*.

Point-to-Multipoint (Multicast): In multicast routing the cell arriving at the input port is sent to the subset of output ports that belong to the specific multicast session.

For each of the routing methods the cells can be sent to different output queues according to a queue index stored in the 18-bit extended tandem routing header. The encoding rules for the two-byte *CellBus* Routing Header in Bits 31-16 of Cycle 1 are summarized in Figure 5 below:




Figure 5. CellBus Routing Header Formats

CellBus Routing Header Format

The *CellBus* Routing Header contains the following fields:

R: Multicast Extension field (2 bits). This field was unused by the CUBIT and CUBIT-*Pro*, but is used by the ASPEN and CUBIT-3 devices.

SAD: In Single Address Data: R1, R0 is used to indicate class type. This information is used to index per class counters.

BAD: In Broadcast Address Data: R0 is used to indicate class type. This information is used to index per class counters.

raSheet411.com www.DataSheet4U.com

DataShe

alaSneel40.com

et4U.com

DATA SHEET



MAD: In Multicast Address Data: R0 is used to indicate class type. This information is used to index per class counters. R1 is used to indicate the location of the queue index for multicast. R1 = 0 for QID in the M field or R1 = 1 for QID in the extended Tandem Routing Header (TRH), as described below.

Q: Queue selection field (2 bits). This field is used by the ASPEN device to extend the TRH from 16 to 18 bits, TRH(17-0). Q0 is TRH16 and Q1 is TRH17 in the Single Address Data and Control formats and in the Broadcast Address Data and Control formats.

A: ASPEN device single address field (5 bits, for 32 addresses). A0 is the LSB.

M: Multicast number field (8 bits for 256 multicast sessions). M0 is the LSB.

H: CRC-4 field. This field is generated and terminated by the ASPEN device. It is used for error protection across the *CellBus*. The calculation of the CRC-4 field (H3-H0) over the 12-bit word (X11-X0) in bits 31-20 of the routing header is calculated using the following logic:

 $H3 = \overline{(X7 \oplus X9 \oplus X3 \oplus X10 \oplus X8 \oplus X5 \oplus X2)}$

 $H2 = (X6 \oplus X8 \oplus X2 \oplus X9 \oplus X7 \oplus X4 \oplus X1)$

 $H1 = \overline{(X5 \oplus X7 \oplus X1 \oplus X8 \oplus X6 \oplus X3 \oplus X0)}$

 $H0 = (X8 \oplus X10 \oplus X4 \oplus X11 \oplus X9 \oplus X6 \oplus X3 \oplus X0)$

where \oplus represents logical exclusive-or. The CRC-4 calculated by the ASPEN device can be inverted to purposely force an incorrect value for testing by setting CRC4I = 1. Each ASPEN will verify the correct CRC-4 on all *CellBus* cells regardless of the destination of the transfer. This allows every ASPEN to detect and report a CRC-4 error in the CBRH. The ASPEN device will calculate the correct CRC-4 on all outgoing cells toward the *CellBus*.

DataSheet4U.com

Tandem Routing Header Format

The two-byte Tandem Routing Header (TRH) format in Bits 15-0 of Cycle 1 is used in the ASPEN device in conjunction with the Q field to direct the *CellBus* frame to the proper outlet-side queue. Bits 3-0 contain an optional CRC-4 field to protect the upper 12 bits of the TRH. The CRC-4 is calculated using the same mechanism as specified above in the H field of the *CellBus* Routing Header. All ASPEN devices will verify the correct CRC-4 on all *CellBus* cells regardless of the destination of the transfer. This allows every ASPEN to detect and report a CRC-4 error in the TRH. When the optional CRC-4 generation is not used over the TRH field, these four bits are used to indicate the end of a packet for packet-based traffic as noted below.

Bit 3: EP: Used to indicate the end of packet cell.

Bit 2-0: Reserved

TRH Format	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Cell		Tandem Routing Header								CRC-4						
Packet		Tandem Routing Header							EP	Res	erve	t				

Figure 6. Tandem Routing Header Format

CellBus Status Signals and Monitoring

The ASPEN device provides the capability to monitor the activity in the *CellBus*. The essential signals that determine whether the bus is active (in the absence of any cell traffic) are the clock signals and the frame pulse.

ataSheet4U.com www.DataSheet4U.com

TRANSWITCH'

DATA SHEET

ASPEN TXC-05810

The *CellBus* clocks (read and write) are generated externally to the ASPEN device and in the event that these clocks fail, the entire bus will cease any operation. The ASPEN device provides the capability to detect the absence of clock signal for more than an equivalent of 32 <u>processor clock (PCLK)</u> cycles. The failure <u>detection is performed</u> independently for each *CellBus* Read Clock (CBRCA, CBRCB) and *CellBus* Write Clock (CBWCA, CBWCB).

The ASPEN device will detect and report loss of *CellBus* read and write clocks on both *CellBus* buses (CBLORCA, CBLORCB, CBLOWCA and CBLOWCB), as well as detection of loss of frame. The detection mechanism looks for two consecutive missing *CellBus* frame pulses in 32-user mode (i.e., U16/32A or U16/32B = 0), and four consecutive missing *CellBus* frame pulses in 16-user mode (i.e., U16/32A or U16/32B = 1). The *CellBus* Read Clock must be present to detect Loss of Frame Pulse. If *CellBus* Read Clock is present and *CellBus* Write Clock is not, then both loss of *CellBus* write clock and loss of frame for that particular *CellBus* will be set. The ASPEN device will report these events via error messages to the host processor.




Figure 7. CellBus Bus Structure

Thirty-seven lines comprise the *CellBus* interface, as shown in Figure 7. There are thirty-two Data lines, with Frame, Acknowledge, and Congestion Indicator lines, all sourced by an ASPEN device, and two Clock lines sourced by external drivers.

CellBus Bus Arbiter Selection

Two *CellBus* Bus Arbiters are included inside each ASPEN device, one arbiter for each independent *CellBus*. Enabling of the arbiter on a particular *CellBus* is done by connecting either of the ENARBA, ENARBB leads of that device to ground (V_{SS}). Normally, one arbiter per *CellBus* is turned on and the remaining arbiters on that bus are turned off. It is the responsibility of the overall system control to decide which ASPEN device will have its arbiter enabled, and to enable it. Failure of an arbiter can be detected by using the CBNACK interrupt with the NOGRT status indications. If multiple ASPEN devices are indicating NOGRT failures, an arbiter failure is indicated. It is again the responsibility of system control to enable another arbiter. Upon switching from one arbiter to another, the receiving devices on the bus will automatically re-align to the new frame position within one *CellBus* frame.

ataSheet4U.com www.DataSheet4U.com

DATA SHEET



CellBus Burst Reduction Algorithm

CellBus arbitration has been enhanced with the selectable Burst Arrest Arbitration feature. This feature allows the arbiter to make use of information from the Burst Monitor to determine how the *CellBus* should be allocated. Each *CellBus* Arbiter has its own independent monitoring function for both buses, A and B.

The Burst Monitor monitors the bursts into the two devices currently believed to be experiencing the most congestion, as viewed from a burst length point of view. The Monitor keeps two counters, CBBURSTLEN0 and CBBURSTLEN1. Each *CellBus* Routing Header which traverses the bus is examined. If the CBRH matches one of the identifiers stored in CBBURSTID0 or 1, the corresponding counter is incremented, and the other counter is decremented by 2 (saturating at 0).

If the CBRH does not match either of the two IDs being tracked, a determination needs to be made whether to start tracking it; this is done by checking to see if either of the lengths are 2 or less, indicating a short burst or the ASPEN device ID for a burst which occurred many frames past. If CBBURSTLENO, for instance, is less than or equal to 2, it will be tossed out after this frame anyway because it will be decremented to 0. The newcomer is then tracked as CBBURSTIDO with a CBBURSTLENO of 1.

The Arbiter uses the information in the Burst Monitor by inserting non-granted frames on IDs which have reached threshold levels. When an ID reaches the threshold level, from 0-7 non-granted frames may be inserted, as determined by the value of control bits BURST_BACKOFF(2-0).

CellBus Congestion Indication

The *CellBus* signal format includes a congestion indication signal (CBCONGA, CBCONGB). This is an active low signal indicating that the current cell being transferred is headed toward a queue experiencing congestion. Status bits CONGm (m=0-255, determined by CONG(15-0) and CNRAMADDR(3-0) in memory map, 16 x 16 = 256 status indications) will be set to 1 indicating that queue m is in a congested state. When a cell arrives from the *CellBus* for queue m, the *CellBus* congestion indication returns the value of CONGm to the sending device. The upper 8 bits of the tandem routing header will be used as index m into the CONGm status bits.

Note: *CellBus* control cells designated for queues 0-3, which are the processors' internal queues, will not respond with a congestion indication when CONG0 is in a congested state.

CellBus NACK Indication

The CellBus signal format includes an acknowledge indication signal (\overline{CBACKA} , \overline{CBACKB}). This is an active low signal indicating that the current cell being transferred was accepted. Internal status bits NACKm (m=0-255, determined by NACK(15-0) and CNRAMADDR(3-0) in memory map, 16 x 16 = 256 status indications) will be set to 1 indicating that queue m is in a congested state and cannot accept a cell. When a cell arrives from the CellBus for queue m, the CellBus acknowledge indication returns the value of NACKm to the sending device. The upper 8 bits of the extended tandem routing header will be used as index m into the NACKm status bits.

Note: *CellBus* control cells headed for queues 0-3 which are processors' internal queues will respond with an acknowledge when NACK0 is in a congested state.

DataShe

ataSheet4U.com www.DataSheet4U.com

et4U.com



ASPEN TXC-05810

CellBus Electrical Interface

Operation with Internal GTL+ Transceivers

Gunning Transceiver Logic (GTL+) transceivers for *CellBus* Data, Frame, Acknowledge, and Congestion Indicator lines are contained internally in the ASPEN device, along with two clock line GTL+ receivers. Each of the drivers has a maximum current sink capability of 48 mA and is capable of driving a bus on a card or on a backplane directly. Each of the GTL lines is to be pulled up at each of its ends by a 50 ohm (± 5%) resistor (metal film or carbon composition) to a +1.5 V low-impedance supply. Each end of each line should have a filtering capacitor connected from the +1.5 V supply to ground, as shown in Figure 8 below.




Figure 8. External Circuit Requirements for GTL+ Transceivers

et4U.com

DataSheet4U.com

In the ASPEN device lead configuration, all of the leads involved with each bus interface are aligned along one side of the package. This side of the package must be aligned toward the board connector, or toward the bus, with as little board trace length as possible between the leads and the connector or bus, to maximize operating speed.

Clock Source

Two GTL+-level clock signals must be driven to the *CellBus* from an external source. These are the write clock, CBWC, and the read clock, CBRC. A phase relationship keeping the write clock between 0.5 and 4 nanoseconds behind the read clock is needed to ensure proper synchronous bus operation. When the clock driver is driven from the center of the backplane (i.e., no greater than half a backplane length from any card) a minimum phase distance of 0.5 ns or more must be maintained. When the driver is at one of the ends, a more conservative 2-4 ns minimum is required. In any *CellBus* implementation, on the backplane and on each card, care must be taken to ensure that these two lines are routed together. The capacitive and inductive loadings of the two lines should be as nearly equal as possible, to maintain performance. At the drive point, a delay line should be used to maintain a stable delay, and the read and write clock drivers must be units of the same integrated circuit package. All of these precautions will ensure the most stable clocks and permit the highest possible operating speed.

DataShe

aSheet4U.com www.DataSheet4U.com



UTOPIA LEVEL 2P INTERFACE

Note: Use of this interface may be restricted by application firmware. Consult the appropriate AccessEDGE User's Guide for configuration information.

The UTOPIA Level 2P ports provide for transport of both cells and frames between the physical and ATM layers. The ports are UTOPIA Level 1 and Level 2 compatible with an extension for frame transport. Both 8-bit and 16-bit configurations are supported.

The possible UTOPIA configurations in cell mode are shown in Figures 9, 10, 11 and 12.

Note:All physical layer devices must be initialized prior to configuring and enabling the UTOPIA interface on ASPEN, to ensure proper signaling startup.




Figure 9. ASPEN Device in ATM Layer, Single-PHY Mode Configuration




Figure 10. ASPEN Device in PHY Layer, Single-PHY Mode Configuration

DataShe

DataSheet4U.com

et4U.com

www.DataSheet4U.com

TXC-05810-MB Ed. 3, June 2001




Figure 11. ASPEN Device in ATM Layer, Multi-PHY Mode Configuration




Figure 12. ASPEN Device in PHY Layer, Multi-PHY Mode Configuration

Ingress UTOPIA Level 2P Interface

The Terminal Ingress port constitutes the main inlet interface for the cell traffic between the ASPEN device and other devices in either the upper ATM or Physical Layers. Several interfaces are supported by the device: UTOPIA (Level 1 and 2), and packet. The modes are selectable via control bit ITLMODE (IP register 0/6/1, bit 21). The encoding for the line mode is as follows.

0: UTOPIA Mode

1: Packet Mode

Control bit ITONLINE (IP register 0/6/1, bit 13), when set to one, enables the Ingress UTOPIA Level 2P Interface. If it is set to zero then no data will be accepted via the UTOPIA Level 2P interface.

ataSheet4U.com www.DataSheet4U.com

DATA SHEET



Cell Mode

There is a 4-cell buffer at the Inlet UTOPIA interface for rate decoupling on the inlet and a 2 cell/port buffer at the outlet (for up to 16 ports). Typical signal connections for the ASPEN device when operating in UTOPIA mode are illustrated in Figures 9, 10, 11 and 12. The operating mode options for UTOPIA mode are selected by the control bits ITU1, ITPHYEN, ITCELLSIZE(3-0), UNI, IT16b, and ITPHYnADDR(4-0) in IP registers 0/6/1 to 0/6/5. The UTOPIA modes are described in more detail below. Differences between single-PHY and multi-PHY functions in a given mode, if any, are highlighted. In UTOPIA mode, ITPHYEN determines whether the ASPEN device emulates an ATM or PHY device. ITU1 determines either UTOPIA Level 1 or Level 2 support. ITCELLSIZE sets the cell inlet cell size. The inlet cell size can vary between 52 bytes and 64 bytes in 8-bit mode. The cell sizes supported in 16-bit mode are 27 - 32 words. The setting of UNI causes the upper nibble of the Cell header (GFC field) to be ignored for cell header lookup. In UTOPIA Level 2 mode, the ITADDR(3-0) field is used during header lookup instead of the GFC field. In UTOPIA Level 2 mode in ATM layer emulation, the ATM layer device is required to poll the various physical layer devices to determine the availability of cells which can be transferred. The polling mechanism implemented in the ASPEN device is round robin-based. The address of each enabled physical device is set by control bits ITE(15-0), and the UTOPIA addresses are set via control bits PHYnADDR(4-0). In multi-PHY mode where ASPEN device is in PHY-layer emulation, PHY number 0 is used to carry the required information for controlling the interface, i.e. control bits ITPHY(0)ADDR(4-0) and IE0 are used to control the interface. Control bit IT16b enables the ASPEN device to receive 16-bit wide data.

The ingress UTOPIA interface keeps track of the byte count on the incoming cell stream. Cells that do not have the full byte count are discarded. Received long cells are transmitted with the extra bytes dropped. An ingress terminal parity error (ITPERR) is signaled, if enabled, when the incoming parity bit (ITPAR) does not match the odd parity calculated over the incoming data word.

et4U.com

Packet Interface Mode

Packet mode is enabled by setting control bit ITLMODE to 1. The Terminal Ingress Frame interface mode reuses the standard UTOPIA interface leads in the manner described below. The packets are transferred across using the UTOPIA data leads. The byte arrangement is big-endian. Additional control information is passed across using four additional leads, ITSOF, ITEOF, ITMS, and ITABT. Framing information is transferred via the ITSOF for start of frame, ITSOC start of chunk, and ITEOF for end of frame. ITMS is used in 16-bit mode to indicate which byte contains the last byte of the packet. ITABT, if asserted, indicates that the current packet being transferred has invalid information, and should be dropped. In multi-PHY mode, packets are transferred in either 16 or 48-byte frame chunks. UTOPIA Level 2 protocols for polling are followed. The flow control mechanism used is UTOPIA octet-level flow control for single-PHY operation, and UTOPIA cell-level flow control for multi-PHY operation where the chunk size is either 16 or 48 bytes.

The operating mode options for packet mode are selected by the control bits ITCHNK16, DMINF and ITPARDATA. ITCHNK16 sets the interface to accept packet chunk sizes of either 16-bytes (ITCHNK16 = 1) or 48-bytes (ITCHNK16 = 0). Received frames with length less than MINFL bytes may be discarded by setting control bit DMINF. The control bit ITPARDATA is used to select over which bits odd parity is calculated. When set to 1 odd parity is calculated over ITDATA only, when set to 0 odd parity is calculated over ITDATA, ITSOF, ITEOF, ITMS, ITABT and compared to ITPARITY.

In packet mode, the BRF and BMFL error conditions are reported on a per physical device basis. Bad Receive Frame (BRF) is signalled if the ITABT lead is asserted during a frame transfer, and the partially segmented packet is discarded. Below Minimum Frame Length (BMFL) is indicated when the number of bytes of an incoming packet is less than the minimum frame length specified by control bits MINFL(4-0).

www.DataSheet4U.com

DataShe

ataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Single-PHY Handshake

Data is transferred from the PHY emulation layer to the ATM emulation layer via the following procedure. The PHY emulation layer indicates it has valid data by asserting ITCLAV (in frame mode this signal indicates availability of a frame or frame chunk), then the ATM emulation layer asserts ITENB to indicate it wants to read the data. ITENB may be asserted or deasserted at any time.

The cycles during which ITENB are asserted is defined as a read window. During a read window, the PHY emulation layer reads data from its internal buffer and sends it out via ITDATA, ITSOF, ITSOC, and ITEOF on the rising edge of ITCLK. Asserting ITENB while ITCLAV is deasserted is allowed, but the data on ITDATA is undefined.

An example of Receive Single-PHY Handshake is shown in Figure 13.




Figure 13. Timing of Receive Frame Interface, Single-PHY (ASPEN Device in ATM Layer Emulation)

aSheet4U.com www.DataSheet4U.com

DATA SHEET



Figure 13 shows the handshaking between the PHY and ATM emulation layers. At clock edge #2, the ATM emulation layer recognizes that the PHY emulation layer has data to send. The ATM emulation layer responds by asserting ITENB. At clock edge #3, the PHY emulation layer detects the assertion of ITENB, and responds by starting the transmission of the frame. At clock edge #29, the PHY emulation layer has run out of data to transmit, but is not yet at the end of a frame, so it deasserts ITCLAV until it has valid data to transmit. At clock edge #30, the ATM emulation layer detects the deassertion of ITCLAV, and invalidates the data received at clock edge #30. After clock edge #31, the PHY emulation layer again has data to transmit, so it reasserts ITCLAV. At clock edge #32, the ATM emulation layer detects the assertion of ITCLAV, and starts accepting data again. At clock edge #33, the ATM emulation layer detects ITEOF has been asserted, and the frame transfer is completed. If the transfer was over the 16-bit optional version of the interface, then the value of ITMS would have been sampled, to determine if the last byte of the packet fell on the upper or lower byte of the transfer.

Multi-PHY Handshake

et4U.com

In single-PHY operation there is a point-to-point link between a PHY emulation device and an ATM layer emulation device. In multi-PHY, transfer is from one selected PHY emulation layer (of multiple-PHY emulation devices) to a single ATM emulation layer device. Out of band polling is used in the selection of the next PHY emulation layer device.

The ATM emulation layer device polls the PHY emulation layer by placing the address of a given device on ITADDR. The PHY emulation device responds by driving ITCLAV on the next clock cycle. The state of ITCLAV is based on the ability of the PHY emulation layer device to transfer a frame segment's worth of information, or an amount of data less than a frame segment which contains the last byte of the current frame, from the given PHY emulation layer device with the remainder of the chunk padded.

The selection of the PHY emulation layer is accomplished by placing the desired address onto ITADDR when ITENB is deasserted during the current cycle and reasserted during the next consecutive clock cycle. All multi-PHY emulation layer devices only examine the value of ITADDR for selection purposes when ITENB is deasserted. The selected PHY emulation layer is selected from the cycle after its address is on the ITADDR leads and ITENB is deasserted until a new PHY emulation layer is selected per standard UTOPIA Level 2 protocol.

Once a PHY emulation layer is selected it must be able to transfer either an entire frame segment, or an amount of data less than a frame segment which contains the last byte of the current frame. If the latter, then the padding must be added to fill out the frame segment.

If the current frame chunk being transferred is aborted, it will maintain length integrity, and will pad the words after the abort signal is sent with arbitrary data.

DataShe

ataSheet4U.com www.DataSheet4U.com

ASPEN TXC-05810

An example of Receive Multi-PHY Handshake is shown in Figure 14.




Figure 14. Timing of Receive Frame Interface, Multi-PHY (ASPEN Device in PHY Layer Emulation)

Figure 14 shows the handshaking and polling between the PHY and ATM emulation layers. At clock edge #2, the ATM emulation layer places address 1 on ITADDR. At clock edge #3, the multi-PHY emulation device detects the address. The specific Multi-PHY address port, which matches PHY address 1, responds by asserting ITCLAV. Devices that did not match the address have their outputs set to tristate. At clock edge #4, the ATM emulation layer detects the assertion of ITFAV, and selects port address 1 by a) setting ITADDR port address 1, and b) deasserting ITENB. At clock edge #5, the multi-PHY emulation devices detect that ITENB has been deasserted, and then the selected multi-PHY device whose address has been selected must start sending data. At clock edge #6, the PHY emulation device starts sampling data.

www.DataSheet4U.com DataSheet4U.com

- 19 of 178 -

DataShe

et4U.com

DATA SHEET



Egress UTOPIA Level 2P Interface

The Terminal Egress port constitutes the main outlet interface for the cell traffic between the ASPEN device and other devices in either the ATM or Physical Layers. Several interfaces are supported by the device: UTOPIA (Level 1 and 2), and packet. The modes are selectable via control bit ETLMODE in OP register 0/6/1, bit 21. The encoding for ETLMODE is as follows:

0: UTOPIA Mode

1: Packet Mode

Control bit ETONLINE, when set to one, is used to enable the UTOPIA Level 2P interface. If it is set to zero, then the status that no cell is available for transmission is reported via the UTOPIA Level 2P interface.

Control bits UTCLKSRC(1-0) are used to select the clock used in the UTOPIA interface when in ATM layer emulation, i.e., sourcing the clock for the interface. The encoding follows:

00: LUCLK

01: PCLK

10: PCLK divided by 2

11: Reserved

Cell Mode

There is a 2-cell buffer per port at the UTOPIA interface for decoupling the cell output from the internal or the external cell buffers. The organization of the FIFO will be 2 cells per physical device. Typical signal connections for the ASPEN device when operating in UTOPIA mode are illustrated in Figures 9- 12. The operating mode options for UTOPIA mode are selected by the control bits ETU1, ETPHYEN, ETCELLSIZE(3-0), ET16b, and ETPHYnADDR (4-0) in OP registers 0/6/1 to 0/6/5. The UTOPIA modes are described in more detail below. Differences between single-PHY and multi-PHY functions in a given mode, if any are highlighted. ETPHYEN determines whether the ASPEN device emulates an ATM or PHY device. ETU1 determines either UTOPIA Level 1 or Level 2 support. ETCELLSIZE sets the outlet cell size, which can vary between 53 bytes and 62 bytes in 8-bit mode or 27 to 32 sixteen bit words in 16-bit mode. The extra bytes are prepended to the ATM cell. In UTOPIA Level 2 mode in ATM layer emulation, the ATM layer device is required to poll the various physical layer devices to determine the availability of cell space in a given PHY device. The polling mechanism implemented in the ASPEN device is round robin-based. The physical and logical address correlation is set via control bits ETPHYnADDR(4-0). Control bit ET16b enables the ASPEN device to transfer 16-bit wide data.

Packet Interface Mode

The Terminal Egress interface block in packet mode reuses the UTOPIA Level 2 interface leads in the following manner. The packets are transferred across using the UTOPIA data leads. The byte arrangement is bigendian. Additional control information is passed across using four leads, ETSOF, ETEOF, ETMS, and ETABT. Framing information is transferred via the ETSOF lead for start of frame and ETEOF for end of frame. ETMS is used in 16-bit mode to indicate which byte contains the last byte of the packet. ETABT, if asserted, indicates that the current packet being transferred has been aborted. In multi-PHY mode, packets are transferred in 48-byte frames. The signal ETSOC is used to indicate the start of chunk. UTOPIA Level 2 protocols for polling are followed. The lead descriptions can be found in the section headed "Terminal Egress Interface" on page 36.

Single-PHY Handshake

<u>During</u> the transmit window, the PHY emulation layer stores data from ETDATA on the rising edge of ETCLK, if ETENB is asserted. The transmit window exists from the time that the PHY emulation layer indicates it can accept data by asserting ETCLAV (this is a reuse of the UTOPIA signal ETCLAV, Cell Available, in frame mode, where this signal indicates availability of a frame or frame segment), until four valid write cycles after the PHY layer deasserts ETCLAV. After being asserted this indicates that the ATM emulation layer may transfer only four data words on ETDATA until ETCLAV is reasserted.

www.DataSheet4U.com

DataShe

et4U.com

THI DATE OF THE PARTY OF THE PA

DataSheet4

<u>TranSwitch</u>

DATA SHEET

ASPEN TXC-05810

DataShe

An example of Transmit Single-PHY Handshake is shown in Figure 15.




Figure 15. Timing of Transmit Frame Interface, Single-PHY (ASPEN Device in ATM Layer Emulation)

Figure 15 shows the handshaking between the PHY and ATM emulation layers. At clock edge #2, the ATM emulation layer recognizes that the PHY emulation layer is able to receive data. The ATM emulation layer responds by asserting ETENB, and starting the transmission of data. At clock edge #3, the PHY emulation layer detects the assertion of ETENB, and responds accepting the transmission of the frame chunk. At clock edge #26, the PHY emulation layer has only four words of space to accept data, but is not yet at the end of a frame, so it deasserts ETCLAV. At clock edge #27, the ATM emulation layer detects the deassertion of ETCLAV, and only sends a maximum of four new words of data. After clock edge #33, the PHY emulation layer again has sufficient space to accept data, so it reasserts ETCLAV. At clock edge #34, the ATM emulation layer detects the assertion of ETCLAV, and starts transferring data again.

DataSheet4U.com www.DataSheet4U.com

TXC-05810-MB Ed. 3, June 2001

DATA SHEET



Multi-PHY Handshake

In single-PHY operation there is a point-to-point link between a PHY emulation device and an ATM layer emulation device. In multi-PHY, data is transferred from one selected PHY emulation layer to a single ATM emulation layer device. Out of band polling is used in the selection of the next PHY emulation layer device.

The ATM emulation layer device polls the PHY emulation layer by placing the address of a given device on ETADDR. The PHY emulation device responds by driving ETCLAV on the next clock cycle. The state of ETCLAV is based on the ability of the PHY emulation layer device to transfer a frame chunk's worth of information, or an amount of data less than a frame chunk which contains the last byte of the current frame.

The selection of the PHY emulation layer is accomplished by placing the desired address onto ETADDR(4-0) when ETENB is deasserted during the current cycle and reasserted during the next consecutive clock cycle. All multi-PHY emulation layer devices only examine the value of ETADDR(4-0) for selection purposes when ETENB is deasserted. The selected PHY emulation layer is selected from the cycle after its address is on the ETADDR(4-0) leads and ETENB is deasserted until a new PHY emulation layer is selected.

Once a PHY emulation layer is selected it must be able to transfer either an entire frame chunk, or an amount of data less than a frame chunk which contains the last byte of the current frame. If the latter, then the padding must be added to fill out the frame chunk.

et4U.com

DataShe

DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com

- 22 of 178 -

DATA SHEET

ASPEN TXC-05810

An example of Transmit Multi-PHY Handshake is shown Figure 16.




Figure 16. Timing of Transmit Frame Interface, Multi-PHY (ASPEN Device in PHY Layer Emulation)

Figure 16 shows the handshaking and polling between the PHY and ATM emulation layers. At clock edge #2, the ATM emulation layer places address 1 on the ETADDR(4-0) leads. At clock edge #3, the multi-PHY emulation device detects the address. The specific Multi-PHY address port, which matches PHY address 1, responds by asserting ETCLAV. Devices which did not match the address have their outputs set to tristate. At clock edge #4, the ATM emulation layer detects the assertion of ETCLAV, and selects port address 1 by a) setting ETADDR(4-0) to port address 1, and deselecting ETENB. At clock edge #5, the multi-PHY emulation devices detect that ETENB has been deasserted, and then the specific multi-PHY address which matches the address on the ETADDR(4-0) leads is selected and must start sending data. At clock edge #6, the ATM emulation starts sampling data.

DataSheet4U.com www.DataSheet4U.com

DataShe

Ed. 3, June 2001

DATA SHEET



SERIAL CONTROL INTERFACE

Note: Use of this interface may be restricted by application firmware. Consult the appropriate AccessEDGE User's Guide for configuration information.

The nine-lead Serial Control Interface port is a serial line interface composed of a five-bit Line Interface Address enable output bus for selecting one from up to 31 xDSL transceivers, a clock output lead, a data input, a data output and an interrupt input. There are eight dead cycles in between data and <u>address</u> transmission where the data output lead is in tristate. The control bits LDATA(15-0), LADD(14-0), LR/W, LDIV, LN(4-0), and the status bits LSTATUS, LSCAN(15-0) are located in Outlet Processor registers 0/6/7 - 0/6/10.

HOST INTERFACE

et4U.com

The ASPEN device contains an integrated 8/16-bit Host Interface for transferring data and control information. The Host Interface is a message-based interface between the host and the ASPEN device. Data transfer is performed via mailboxes in the externally mapped memory. An external asynchronous dual-port static RAM is used to hold the mailbox entries, as shown in Figure 18. The six unidirectional mailboxes support variable size message transfers in each direction up to 16 words (64 bytes) in length. Each mailbox starts at an offset of 64 words (256 bytes) or 256 words (1024 bytes) from each other. Please note that AccessEDGE firmware supports only 64 word offsets using an 8-bit wide dual port RAM interface, as shown in the mailbox organization diagram of Figure 17.

A number of operational and failure conditions can be reported to the host processor via messages. The Host Interface incorporates several FIFO buffers to allow masking of latency and significant improvement in throughput.

The communications procedure is as follows: The host or ASPEN device writes a message to a mailbox. The corresponding bit (i.e., for the IP, OP or RP mailbox) in the corresponding (i.e., host or ASPEN) 3-bit write status field (AW/HW) in the mailbox SRAM locations 7FEh and 7FFh is toggled to indicate the presence of the message and then the DPSRAM asserts INTER(R) (towards the ASPEN device) or INTER(L) (towards the host). The reading entity reads the write status field, and then the message, from the mailbox. The reading of the status field locations will deassert the INTER lead. After the complete message is read, the reader toggles the appropriate read status field (AR/HR in 7FEh and 7FFh), and then the DPSRAM signals the writing entity via the INTER (L, R) leads. The original writer will then read the read status field to update the availability of the mailbox.

The default size of the host mailboxes is loaded from EEPROM and is reflected in configuration register HSTSZ (size can be either 64 or 256 words). The default width of the host dual port RAM is loaded from EEPROM and is reflected in configuration control bit HSTWD. HSTWD is used to specify the width of the host dual port SRAM. When set to 0, 8-bit wide data is selected. A 1 selects 16-bit wide data. Please note that initial AccessEDGE firmware supports 8-bit mode. The default dual port memory size is loaded from EEPROM and is reflected in configuration control bit HST16K, which is used to specify the size of the host dual port SRAM. When set to 0, 16k is selected. 1 selects 64k.

There are six unidirectional mailboxes, which correspond to read and write between each of the three individual internal RISC processors and the host. The location of the messages is based on HST16K, and HSTDW. The following table fully describes the locations. Each mailbox is located at an offset of either 64 or 256 32-bit words. The example below is using 64-word offsets with 8-bit memory (HST16K = 0, HSTDW = 0). Maximum message transfer size to/from ASPEN is 16 words (64 bytes) aligned at the lowest offset address in the mailbox. Only one message is allowed in a mailbox at any given time.

DataShe

ataSheet4U.com www.DataSheet4U.com

TRANSWITCH'

DATA SHEET

ASPEN TXC-05810

Byte Offset	Port Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
		HC	ST -> Rate P	rocessor Mailb	oox (000h - 0FF						
000h	Host Write/ ASPEN Read	Word #0 to Word 15									
03Fh	ASPEN Read		Message								
040h ~						o Word #63	3				
~ 0FFh	Unused ~ 0FFh										
		Ra	te Processor -	-> HOST Mailb	oox (100h - 1FF						
100h	Host Read/ ASPEN Write				Word #0 to	Word #15					
13Fh	ASPEN WITE										
140h ~						o Word #63 ised	3				
~1FFh											
		HOS	ST -> Ingress F	Processor Mai	lbox (200h - 21	, ,	s)				
200h	Host Write/ ASPEN Read					o Word 15 sage					
23Fh	7.01 ETTTCad										
240h ~					Word #16 to	o Word #63 ised	3				
~ 2FFh					Onc	iseu					
		Ingr	ess Processor	·-> HOST Mai	lbox (300h - 3F	Fh) (64 words	5)				
300h	Host Read/					o Word 15					
33Fh	ASPEN Write				Mes	sage					
340h ~						o Word #63 ised	3				
~ 3FFh					One	iseu					
		HOS	ST -> Egress I	Processor Mai	lbox (400h - 4F	Fh) (64 words	5)				
400h	Host Write/ ASPEN Read					o Word 15					
43Fh	ASPEN Read					sage					
440h ~						o Word #63	3				
~ 4FFh					Onc	iseu					
	•	Egre	ess Processor	-> HOST Mai	lbox (500h - 5F	Fh) (64 words	;)				
500h	Host Read/					o Word 15					
53Fh	ASPEN Write		Message								
540h ~						o Word #60	3				
~ 5FFh		Unused									
600h											
		Unused									
		Onuseu									
7FDh											
7FEh	Host Read/ ASPEN Write		AW					AR			
7FFh	Host Write/ ASPEN Read		HW					HR			

AW: 3-bits indicates current write status of ASPEN to HOST mailboxes. Bits change on event basis i.e. are toggled. Organization is Ingress, Egress, Rate. ASPEN updates this field.

AR: 3-bits indicates current read status of HOST to ASPEN mailboxes. Bits change on event basis i.e. are toggled. Organization is Ingress, Egress, Rate. ASPEN updates this field.

HW: 3-bits indicates current write status of HOST to ASPEN mailboxes. Bits change on event basis i.e. are toggled. Organization is Ingress, Egress, Rate. Host updates this field.

HR: 3-bits indicates current read status of ASPEN to HOST mailboxes. Bits change on event basis i.e. are toggled. Organization is Ingress, Egress, Rate. Host updates this field.

Figure 17. Dual Port RAM Mailbox Organization

et4U.com

www.DataSheet4U.com

DataShe

DataSheet4U.com



DataShe




Figure 18. Host Processor Interface

Host Control Logic

et4U.com

The Host Interface control logic allows the external host processor to access on-chip control/status registers, and external control memory data structures. This allows the host software to configure, control and poll the ASPEN device, and to communicate with firmware running on the ASPEN device RISC cores. The control logic also implements read and write FIFO buffers that interface between the control logic and DMA controller and internal registers. The FIFO buffers allow burst writes and reads to be performed from the off-chip mailboxes to the local memory or on-chip registers. The ASPEN device Host Interface uses a 16-word write command/data FIFO, and a 16-word read command FIFO. These two FIFOs permit the Host Interface to implement a write-behind/fetch-ahead behavior: memory commands are buffered and memory read data words are pre-fetched to hide memory access latencies.

Microprocessor interrupt lead INTER is asserted when the appropriate status field is written, and deasserted when the status field is read.

Before initiating ASPEN reset via the RESET, FWRST sequence, (see Figure 70), the host should insure that no messages are pending to ASPEN in order to avoid messages being trapped in the dual port RAM. The ASPEN firmware download can be initiated 20ms after the RESET, FWRST sequence.

Message Format

Detailed message formats are described in the appropriate User's Guide for AccessEDGE firmware.

ataSheet411.com www.DataSheet4U.com

- 26 of 178 -

WWW.DataSneet40.com

ASPEN TXC-05810

SERIAL EEPROM INTERFACE

This non-volatile device interface allows customizing/initialization of the device. Upon hardware and firmware reset, it will access the control bits needed to configure the internal interfaces (see timing in Figure 70).

This interface requires 3 leads: SCK (Serial EEPROM Clock), SDIO (Serial EEPROM Address Output/Data Input), and SCS (Serial EEPROM Chip Select). The serial clock lead SCK is an output, and has a rate of approximately 0.03 x PCLK. Data transfer is performed through SPI protocol over SDIO, as defined by commercial serial EEPROM devices. The control bits SEADD(15-0), and status bits SEDATA(31-0) and SESTATUS, are located in the Outlet Processor registers 0/6/A- 0/6/12. The timing diagram is shown in Figure 66. The memory map is shown below:

Table 1. Serial EEPROM Configuration Register Map

ADDR	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
0		Configuration Space									
254											
255		Reserved (Set to 0)									
256				OP I	Boot Code						
767											
768		IP Boot Code									
1279											
1280		RP Boot Code									
1791											
1792			Da	General I	Surpose Spa	ісе					
65535											

MODILLY:

DataShe

SSRAM MEMORY INTERFACE

Note: Use of this interface may be restricted to 64-bit mode by application firmware. Consult the appropriate AccessEDGE User's Guide for configuration information.

An external local memory is required by the ASPEN device to hold data structures and queues. The ASPEN device integrates a complete memory controller to support this local memory. The ASPEN device supports a synchronous SRAM configuration where all data structures and queues are accessed via this interface. The on-chip memory controller provides a 'glueless' interface to high speed synchronous SRAM. No external timing or control logic is required. The external memory may be partitioned only using similar size memory configurations i.e., all 1 Mbit, 4 Mbit, 8 Mbit or 16 Mbit. The control bit SDW is used to specify the width of the SRAM. When set to 0, 32-bit wide data is selected, and 1 selects 64-bit wide data. The control bits SBZ(1-0) specify the function of the SCE2 and $\overline{SCE2}$ output leads, which are used as chip select or extended memory address outputs, as shown in Table 2.

www.DataSheet4U.com



Table 2. SCE2, SCE2 functional mapping

SBZ1	SBZ0	SCE2	SCE2
0	0	SA16	SA16
0	1	SA18	SA18
1	0	SA20	SA20
1	1	Rese	erved

The SRAM memory controller directly addresses up to 16 MBytes of external memory. The memory controller uses a 32-bit/64-bit memory datapath running at 100 MHz to allow sustained transfers of up to 3200/6400 Mbit/s. Using the SSRAM with 64-bit data width is recommended for optimum performance.

Example SSRAM configurations are shown in Figures 19, 20, 21 and 22.




Figure 19. SSRAM Example Configuration - 32-bit wide, depth = 1

DataShe

DataSheet4U.com www.DataSheet4U.com

et4U.com

TRANSWITCH'

DATA SHEET

ASPEN TXC-05810




Figure 20. SSRAM Example Configuration - 64-bit wide, depth = 1

et4U.com

DataShe

DataSheet4U.com www.DataSheet4U.com

- 29 of 178 -

DATA SHEET






Figure 21. SSRAM Example Configuration - 64-bit wide, depth = 2

DataShe

DataSheet4U.com www.DataSheet4U.com

et4U.com

TRANSWITCH:

DATA SHEET

ASPEN TXC-05810




Figure 22. SSRAM Example Configuration - 64-bit wide, depth = 4

DataShe

DataSheet4U.com

et4U.com

www.DataSheet4U.com

DATA SHEET



JTAG BOUNDARY SCAN BACKGROUND INFORMATION

The IEEE 1149.1 Standard defines the requirements of a boundary scan architecture that has been specified by the IEEE Joint Test Action Group (JTAG). Boundary scan is a specialized scan architecture that provides observability and controllability for the interface leads of the device. The Test Access Port block, which implements the boundary scan functions, consists of a Test Access Port (TAP) controller, instruction and data registers, and a boundary scan register path bordering the input and output leads, as illustrated in Figure 23. The boundary scan test bus interface consists of four input signals (i.e., the Test Clock (TCK), Test Mode Select (TMS), Test Data Input (TDI) and Test Reset (TRS) input signals) and a Test Data Output (TDO) output signal. A brief description of boundary scan operation is provided below; further information is available in the IEEE Standard document.

The TAP controller receives external control information via a Test Clock (TCK) signal, a Test Mode Select (TMS) signal, and a Test Reset (TRS) signal, and it sends control signals to the internal scan paths. The scan path architecture consists of a 16-bit serial instruction register and two or more serial data registers. The instruction and data registers are connected in parallel between the serial Test Data Input (TDI) and Test Data Output (TDO) signals. The Test Data Input (TDI) signal is routed to both the instruction and data registers and is used to transfer serial data into a register during a scan operation. The Test Data Output (TDO) is selected to send data from either register during a scan operation.

When boundary scan testing is not being performed, the boundary scan register is transparent, allowing the input and output signals at the device leads to pass to and from the device's internal logic. During boundary scan testing, the boundary scan register disables the normal flow of input and output signals to allow the device to be controlled and observed via scan operations. Data is read out from internal test registers, LSB first. A timing diagram for the boundary scan feature is provided in Figure 67.

et4U.com

Boundary Scan Support

The ASPEN device executes the following boundary scan test instructions:

- EXTEST
- SAMPLE/PRELOAD
- BYPASS

EXTEST Test Instruction

One of the required boundary scan tests is the external boundary test (EXTEST) instruction. When this instruction is shifted in, the device is forced into an off-line test mode. While in this test mode, the test bus can shift data through the boundary scan registers to control the external input and output leads.

SAMPLE/PRELOAD Test Instruction

When the SAMPLE/PRELOAD instruction is shifted in, the device remains fully operational. While in this test mode, input data, and data destined for device outputs, can be captured and shifted out for inspection. The data is captured in response to control signals sent to the TAP controller.

BYPASS Test Instruction

When the BYPASS instruction is shifted in, the device remains fully operational. While in this test mode, a scan operation will transfer serial data from the TDI input, through an internal scan cell, to the TDO lead. The purpose of this instruction is to abbreviate the scan path through the circuits that are not being tested to only a single clock delay. When JTAG test reset (TRS) is asserted, the BYPASS instruction is loaded by default.

ataSheet4U.com www.DataSheet4U.com

TRANSWITCH° DATA SHEET TXC-05810

BSDL File

A Boundary Scan Description Language (BSDL) file for the ASPEN device is available for download from the Products page of the TranSwitch Internet Web site at www.transwitch.com.




Figure 23. Boundary Scan Top-Level Block Diagram

et4U.com

www.DataSheet4U.com

DataSheet4U.com

ASPEN TXC-05810

DATA SHEET



LEAD DESCRIPTIONS

POWER SUPPLY, GROUND AND NO CONNECT

Symbol	Lead No.	I/O/P *	Туре	Name/Function
VDD3	C02, E26, F29, H04, K05, K26, M27, P05, P28, R04, R26, T26, U01, V26, W04, Y26, AA25, AB02, AC26, AD01, AE15, AE18, AE23, AF09, AF12, AG07, AG17, AH21, AH23, AH26	Р		V _{DD3} : +3.3 volt, ±5% input/output supply
VDD2.5	A03, A05, A10, A11, A14, A16, A19, A20, A27, A29, B02, C01, C29, E05, E25, K01, K29, L01, L29, P01, P29, T01, V29, W01, W29, Y01, Y29, AC29, AE05, AE25, AG01, AH03, AH29, AJ01, AJ03, AJ05, AJ10, AJ11, AJ14, AJ16, AJ19, AJ20, AJ27, AJ29	P	Data	V _{DD2.5} : +2.5 volt, ±5% CMOS core supply Sheet4U.com

^{*} Note: I = Input; O = Output; P = Power

DataShe

DataSheet4U.com www.DataSheet4U.com

TRANSWITCH*

____ DATA SHEET

ASPEN TXC-05810

DataShe

Symbol	Lead No.	I/O/P *	Туре	Name/Function
VSS	A02, A04, A07, A08, A09, A12, A15, A18, A21, A22, A23, A25, A26, A28, B01, B29, D01, D26, D29, E01, E06, E29, G01, G29, H01, H29, J01, J29, L11, L13, L15, L17, L19, M01, M29, N11, N13, N15, N17, N19, R01, R11, R13, R17, R19, R29, T29, U11, U13, U15, U17, U19, V01, W11, W13, W15, W17, W19, AA01, AA29, AB01, AB29, AC01, AD05, AD25, AE01, AF29, AG29, AH01, AH02, AH28, AJ02, AJ04, AJ07, AJ08, AJ09, AJ12, AJ15, AJ18, AJ21, AJ22, AJ28, AJ25, AJ26, AJ28	P	DataShe	V _{SS} : Ground, 0 volt reference.
VDDBOOTA	E10	Р		VDDBOOTA: +2.5V, ± 5%, supply voltage, which must be present for the <i>CellBus</i> A disable function to work.
VDDBOOTB	D18	Р		VDDBOOTB: +2.5V, ± 5%, supply voltage, which must be present for the <i>CellBus</i> B disable function to work.
NC	B26, C03, D04, D05, E07, E24, L03, L05	-		No Connect: NC leads are not to be connected, not even to another NC lead, but must be left floating. Connection of NC leads may impair performance or cause damage to the device. Some NC leads may be assigned functions in future upgrades of the device. Backwards compatibility of the upgraded device in existing applications may rely upon these leads having been left floating.

^{*} Note: I = Input; O = Output; P = Power, T = Tristate

www.DataSheet4U.com DataSheet4U.com

> TXC-05810-MB Ed. 3, June 2001

ASPEN TXC-05810

DATA SHEET



TERMINAL EGRESS INTERFACE

Symbol	Lead No.	I/O/P	Type *	Name/Function
ETCLK	AE12	I/O (T)	LVTTL/ CMOS 12mA	Egress Terminal UTOPIA Clock: 50 MHz UTOPIA interface clock
ETENB	AH10	I/O (T)	LVTTL/ CMOS 8mA	Egress Terminal Enable: UTOPIA mode - Egress terminal input in PHY mode, output in ATM mode. Active low read enable signal for cell output. Packet mode - Active low read enable signal for packet output. Input in PHY emulation mode, output in ATM emulation mode.
ETCLAV	AH09	I/O (T)	LVTTL/ CMOS 8mA	Egress Terminal Cell/Packet Available: UTOPIA mode - Egress terminal input in ATM mode, output in PHY mode. Active high signal indicating a cell space is available in the external PHY device to receive a cell when in ATM mode. In PHY mode it indicates that a cell is available to be sent to the ATM device. Packet mode - Active high signal indicating buffer space is available to receive a packet chunk when in ATM mode. In PHY mode it indicates that a packet chunk is available to be sent to the ATM device.
ETDATA(0-15)	AE11, AF10 AG09, AH08 AE10, AG08 AJ06, AE09 AF08, AH07 AH06, AE08 AG06, AH05 AF07, AE06	O (T)	CMO\$ 8mA	Egress-Terminal Data: Output data bus
ETSOC	AG10	O (T)	CMOS 8mA	Egress Terminal Start of Cell/ Start of chunk: UTOPIA mode - Start of Cell indicator. Packet mode - Start of Chunk indicator.
ETSOF	AF14	O (T)	CMOS 8mA	Egress Terminal Start of Frame: UTOPIA mode - This signal is not used in UTOPIA mode. Packet mode - Start of Frame Indicator.
ETADDR(0-4)	AG12, AH11 AE14, AE13 AG11	I/O (T)	LVTTL/ CMOS 8mA	Egress Terminal Multi-PHY Address: UTOPIA mode - Used for polling each port to determine the availability of a cell in PHY mode, and availability of a cell space for transfer in ATM mode. Input in PHY emulation mode, output in ATM emulation mode. Packet mode - Used for polling each port to determine the availability of a space available for transfer in multi-PHY mode. Input in PHY emulation mode, output in ATM emulation mode.

^{*} See Input, Output and Input/Output Parameters section for Type descriptions.

DataSheet4U.com www.DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Symbol	Lead No.	I/O/P	Type *	Name/Function
ETPARITY	AF11	O (T)	CMOS 8mA	Egress Terminal Parity: UTOPIA Mode - Odd parity over ETDATA. Packet mode - Odd Parity over ETDATA, ETSOF, ETEOF, and ETMS.
ETEOF	AG13	O (T)	CMOS 8mA	Egress Terminal End of Frame: UTOPIA mode - This signal is not used in UTOPIA mode. Packet mode - End of Frame Indicator.
ETMS	AH12	O (T)	CMOS 8mA	Egress Terminal Most Significant Byte: UTOPIA mode - This signal is not used in UTOPIA mode. Packet mode - Active high signal indicates the most significant byte is the last byte of the outgoing frame. This signal is valid only in 16-bit mode.
ETABT	AF13	I	LVTTL	Egress Terminal Abort Transmission: UTOPIA mode - This signal is not used in UTOPIA mode. Packet mode - Active high signal indicates an error in the current packet being sent.

SERIAL CONTROL INTERFACE

et4U.com

Symbol	Lead No.	I/O/P	Туре	Name/Function
LADD(0-4)	AB03, AC02, AB05, AC03, AD03	O (T)	CMOS ^{at} 4 mA	Line Interface Address: These signals enable a given xDSL transceiver on the first falling edge of LCK. When asserted, data can be written to, or read from, the line interface from/to any of the 31 potential devices.
LCK	AC04	O (T)	CMOS 4 mA	Line Interface Clock: This signal is used to shift data to and from the line interface serial port. Data out, LDO, is updated on the falling edge of LCK. Data in, LDI, is sampled on the rising edge of LCK. LCK rate is a division of PCLK. When control bit LDIV = 0, the LCK rate is PCLK÷4 and when LDIV = 1, the LCK rate is PCLK÷2.
LDO	AD04	O (T)	CMOS 4 mA	Line Interface Data Out: This is the serial data output to the xDSL component. This output is shared among the multiple components. This output is updated on the falling edge of LCK using the following format. The first bit is Read/Write followed by fifteen address bits.
LDI	AD02	I	LVTTL	Line Interface Data In: This is the serial data input from the xDSL components. This input is shared among the multiple transceivers. This input is sampled on the rising edge of LCK.
LINT	AE02	I	LVTTL	Line Interface Interrupt: This is the interrupt lead from the xDSL components. This input is shared among the multiple transceivers. This active high signal indicates an interrupt is pending. LINT becomes inactive when the interrupt has been serviced.

www.DataSheet4U.com

DataShe

DataSheet4U.com

DATA SHEET



TERMINAL INGRESS INTERFACE

Symbol	Lead No.	I/O/P	Туре	Name/Function
ITCLK	R03	I/O (T)	LVTTL/ CMOS 12mA	Ingress Terminal UTOPIA Clock: 50 MHz UTOPIA interface clock
ITENB	N01	I/O (T)	LVTTL/ CMOS 8mA	Ingress Terminal Enable: UTOPIA mode - Ingress terminal input in PHY mode, output in ATM mode. Active low read enable signal for cell transfer in ATM mode. Active low write enable in PHY mode. Packet mode - Active low read enable signal for packet transfer in ATM mode. This signal is an input in PHY emulation mode, which indicates write enable.
ITCLAV	N02	I/O (T)	LVTTL/ CMOS 8mA	Ingress Terminal Cell/Packet Available: UTOPIA mode - Ingress terminal input in ATM mode, output in PHY mode. Active high signal indicating that space is available to receive a cell (PHY mode) or that a cell is available to be sent by the PHY device (ATM mode). Packet mode - Active high output signal indicating a packet chunk space is available to receive a packet chunk in PHY mode. Input in ATM emulation mode, indicating that a cell is available to be sent by the PHY device.
ITDATA(0-15)	Y02, W03, V05, U05, W02, V03, V04, U04, V02, U02, U03, T02, R02, T04, T03, T05	ı	LVTTL	Ingress Terminal Data: Input data bus lataSheet4U.com
ITSOC	R05	I	LVTTL	Ingress Terminal Start of Cell/ Start of Chunk: UTOPIA mode - Start of Cell indicator. Packet mode - Start of Chunk indicator.
ITSOF	AA03	I	LVTTL	Ingress Terminal Start of Frame: UTOPIA mode - This signal is not used in UTOPIA mode. Packet mode - Start of Frame Indicator.
ITADDR(0-4)	Y05 AA02 Y03 Y04 W05	I/O (T)	LVTTL/ CMOS 8mA	Ingress Terminal Multi-PHY Address: UTOPIA mode - Used for polling each port to determine the availability of cell space in PHY mode, and availability of a cell for transfer in ATM mode. Input in PHY emulation mode, output in ATM emulation mode. Packet mode - Used for polling each port to determine the availability of a chunk which is ready for transfer in multi-PHY mode. Input in PHY emulation mode, output in ATM emulation mode

et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Symbol	Lead No.	I/O/P	Туре	Name/Function
ITPARITY	P02	I	LVTTL	Ingress Terminal Parity: UTOPIA Mode - Odd parity over ITDATA. Packet mode - Odd parity over ITDATA, ITSOF, ITEOF, ITMS, and ITABT or over ITDATA alone, based on control bit ITPARDATA
ITEOF	AB04	I	LVTTL	Ingress Terminal End of Frame: UTOPIA mode - This signal is not used in UTOPIA mode. Packet mode - End of Frame Indicator.
ITMS	AA05	I	LVTTL	Ingress Terminal Most Significant Byte: UTOPIA mode - This signal is not used in UTOPIA mode. Packet mode - Active high signal indicates the most significant byte is the last byte of the incoming frame. This signal is valid only in 16-bit mode.
ITABT	AA04	I	LVTTL	Ingress Terminal Abort: UTOPIA mode - This signal is not used in UTOPIA mode. Packet mode - Active high signal indicates the current packet being received has an error.

CellBus Interface

et4U.com

Symbol	Lead No.	I/O/P	Туре	Name/Function
CBRCA	B03	I	[GTL \$heef	CellBus A Read Clock: Used to clock in data from A bus. Falling edge used for data transfer. The maximum frequency of the read and write clocks is 32 MHz.
CBRCB	C15	I	GTL+	CellBus B Read Clock: Used to clock in data from B bus. Falling edge used for data transfer. The maximum frequency of the read and write clocks is 32 MHz.
CBWCA	B06	I	GTL+	CellBus A Write Clock: Used to drive data on the A bus. Falling edge used for data transfer. The maximum frequency of the read and write clocks is 32 MHz.
CBWCB	D15	I	GTL+	CellBus B Write Clock: Used to drive data on the B bus. Falling edge used for data transfer. The maximum frequency of the read and write clocks is 32 MHz.

DataShe

DATA SHEET



Symbol	Lead No.	I/O/P	Туре	Name/Function
CBDA(0-31)	D14, C13, B13, A13, E12, D12, C12, B12, E11, D11, C11, B11, D10, C10, B10, E09, D09, B09, E08, D08, C08, B08, D07, C07, B07, D06, C06, C05, B05, A06, C04, B04	I/O (T)	GTL+	CellBus A Data: Active low 32-bit parallel data input/output bus for CellBus A.
CBDB(0-31)	B25, C23 B23, D22 C22, B22 E21, D21 C21, B21 E20, D20 C20, B20 E19, D19 B19, E18 C18, B18 E17, D17 C17, B17 A17, E16 D16, C16 B16, E15 B15, E14	I/O (T)	GTL+ DataS	CellBus B Data: Active low 32-bit parallel data input/output bus for CellBus B. neet4U.com
CBFA	D13	I/O (T)	GTL+	CellBus A Frame Pulse: Active low pulse that occurs once for every 16 or 32 CellBus A clock cycles, corresponding to selection of 16-user or 32-user modes.
CBFB	A24	I/O (T)	GTL+	CellBus B Frame Pulse: Active low pulse that occurs once for every 16 or 32 CellBus B clock cycles, corresponding to selection of 16-user or 32-user modes.
СВАСКА	E13	I/O (T)	GTL+	CellBus A Acknowledge: Active low acknowledge for each cell received on CellBus A.
СВАСКВ	B24	I/O (T)	GTL+	CellBus B Acknowledge: Active low acknowledge for each cell received on CellBus B.
CBCONGA	B14	I/O (T)	GTL+	CellBus A Congestion: Active low congestion indicator set by receiving device for CellBus A.
CBCONGB	C24	I/O (T)	GTL+	CellBus B Congestion: Active low congestion indicator set by receiving device for CellBus B.

et4U.com

DataShe

et4U.com

TRANSWITCH'

DATA SHEET

ASPEN TXC-05810

Symbol	Lead No.	I/O/P	Туре	Name/Function
CBDISABLEA	C14	-	CMOS2.5	CellBus A Disable: Active low signal to tristate all outputs of the device to CellBus A, regardless of the state of the V _{DD2.5} and V _{DD3} power supplies. (This signal is not part of the CellBus.) Notes: - VDDBOOTA must be present Connect CBDISABLEA and CBDISABLEB together for proper operation.
CBDISABLEB	E22	I	CMOS2.5	CellBus B Disable: Active low signal to tristate all outputs of the device to CellBus B, regardless of the state of the V _{DD2.5} and V _{DD3} power supplies. (This signal is not part of the CellBus.) Notes: - VDDBOOTB must be present Connect CBDISABLEA and CBDISABLEB together for proper operation.
CAVREF	C09	I	Reference Voltage	CAVREF: Reference voltage for GTL+ receivers on <i>CellBus</i> A. CAVREF is approximately 2/3 V_{tt} , where V_{tt} is the backplane termination voltage (nominally V_{tt} = +1.5V). (This signal is not part of the <i>CellBus</i> .)
CBVREF	C19	I	Reference Voltage	CBVREF: Reference voltage for GTL+ receivers on <i>CellBus</i> B. CBVREF is approximately 2/3 V _{tt} , where V _{tt} is the backplane termination voltage (nominally Vtt = +1.5V). (This signal is not part of the <i>CellBus</i> .)

DataShe

DataSheet4U.com

MISCELLANEOUS LEADS

Symbol	Lead No.	I/O/P	Туре	Name/Function
RESET	P03	I	LVTTLp	Hardware Reset: An active low pulse with minimum width of 200 ns which must be applied after power-up to reset all registers, counters, and FIFOs. The reset is asynchronous going into the reset state, but requires all external clocks to be stable when coming out of the reset state.
FWRST	N03	I	LVTTLp	Firmware Reset: An active low pulse, used in conjunction with the RESET lead, that triggers a firmware reload from the serial EEPROM. See the timing diagram in Figure 70.
RESERVEH	M02	I	LVTTLp	Reserve: Tied to VDD3 for normal operation.
RESERVEL	P04	I	LVTTLpd	Reserve: Tied to VSS for normal operation.
PCLK_BP	AG04	I	LVTTL	Processor Clock Bypass: Used only when internal PLL is bypassed during production testing. Tied to ground for customer applications.
PCLK	AF05	I	LVCMOS	Processor Clock: Up to 48 MHz PLL clock reference. Internally, speed is multiplied by 2 in a PLL to generate the system clock.
LUCLK	AG02	I	LVTTL	Local UTOPIA Clock: This is a clock that is used for UTOPIA interfaces when in ATM Layer emulation mode. The maximum clock frequency is 50 MHz.

et4U.com

ASPEN TXC-05810

DATA SHEET



Symbol	Lead No.	I/O/P	Туре	Name/Function
PLLVDD	AF04	Р	VDD	PLL VDD: Filtered 2.5 volt VDD power input for PLL block. See Figure 73.
PLLEN	AH04	I	LVTTLp	PLL Enable: An active high input to enable the PLL.
PLLVSS	AF06	Р	GND	PLL VSS: Separate 0 volt reference input for PLL block. See Figure 73.
PLLTEST	AG05	I	LVTTLp	PLL Test: Used to bypass PLL. When set to 0, PCLK_BP is used directly as a system clock. When set to 1, PCLK x 2 is used as system clock.
PLLRATIO (3-0)	AE04, AE07, AG03, AC05	I	LVTTLp	PLL Current Ratios (3-0): Used to program current ratios for two PLL charge pumps. Normally set to 1111.

SSRAM INTERFACE PORT

Symbol	Lead No.	I/O/P	Туре	Name/Function
SD(0-63)	B27, C26	I/O (T)	LVTTL/	SSRAM Data: Bidirectional 64-bit data bus used for reading
	C25, E23		CMOS	input and writing output data from/to the external SSRAM.
	D25, G25		8mA	
	C27, B28			
	C28, D27			
	E27, F25			DataSheet4U.com
	D28, E28,			Data on oct-o. som
	F26, G26			
	F27, G27			
	H25, F28			
	G28, H26			
	H28, H27			
	J26, K25			
	J28, J27			
	L25, K28			
	K27, L26			
	P25, R28			
	R25, R27			
	U29, T28			
	U28, T27			
	U27, V28			
	U26, V27			
	V25, T25			
	U25, W27			
	W25, W28			
	W26, Y27			
	Y25, Y28			
	AA27, AB28			
	AA28, AA26			
	AB27, AB25			
	AB26, AC28			
	AD28,AD29			

DataShe

DATA SHEET

ASPEN TXC-05810

Symbol	Lead No.	I/O/P	Туре	Name/Function	
SA(0-20)	AJ24, AG24 AF24, AH25 AE24, AG25 AG26, AF25 AF26, AH27 AG27, AC25 AE26, AF27 AG28, AE27 AF28, AD26 AD27, AE28 AC27	O (T)	CMOS 8mA	SSRAM Address: 21-bit address output bus used to select external SSRAM address for read or write access.	
SCE	P27	O (T)	CMOS 8mA	SSRAM Chip Select: Active low output signal enables the interface to SSRAM and allows the transfer of information between the ASPEN device and the selected SSRAM.	
SCE	P26	O (T)	CMOS 8mA	SSRAM Chip Select: Active high output signal mirrors SCE lead functionality.	
SCE2	N28	O (T)	CMOS 8mA	SSRAM Chip Select 2: Active low output signal used in conjunction with SCE, SCE to expand the depth of the address space.	
SCE2	N29	O (T)	CMOS 8mA Data	SSRAM Chip Select 2: Active high output signal used in conjunction with SCE, SCE to expand the depth of the address space.	DataS
SOE	N27	O (T)	CMOS 8mA	SSRAM Output (Read) Enable: This output signal is asserted low to enable the SSRAM to drive the data bus.	
SWEL	M28	O (T)	CMOS 8mA	SSRAM Write Enable Low: This output signal is asserted low to initiate an SSRAM write cycle for the lower 32 bits of the data bus (i.e., 31-0). Separate enables are used for the lower and upper 32-bit words.	
SWEH	N26	O (T)	CMOS 8mA	SSRAM Write Enable High: This output signal is asserted low to initiate an SSRAM write cycle for the upper 32 bits of the data bus (i.e., 63-32). Separate enables are used for the lower and upper 32-bit words.	
SRCLKI	L27	I	LVTTL	SSRAM Clock Input: Clock input for DMA interface and external SSRAM interface	
SRCLKO	M26	O (T)	CMOS 12 mA	SSRAM Clock Output: Clock output for external SSRAM interface	
SADV0 SADV1	N25 D23	O (T)	CMOS 8mA	SSRAM Address Advance: This is a duplicated output to double load drive capability. Active low output used to advance the internal burst counter, controlling burst access after the external address is loaded. A high causes wait states to be generated.	
SADSC0 SADSC1	M25 D24	O (T)	CMOS 8mA	SSRAM Address Controller: This is a duplicated output to double load drive capability. Active low output that causes a new external address to be registered at the SSRAM. A write cycle is initiated if SWEL or SWEH is low, otherwise a read cycle will be initiated.	neet4U.coi

et4U.com

DataSheet4U.com

et4U.com

ASPEN TXC-05810

DATA SHEET



HOST INTERFACE PORT

Symbol	Lead No.	I/O/P	Туре	Name/Function
HD(0-15)	AE22, AG23 AF22, AE21 AH22, AG22 AF21, AE20 AG21, AF20 AE19, AH20 AG20, AF19 AG19, AH19	I/O (T)	LVTTL/ CMOS 8mA	Host Data: Bidirectional 16-bit data bus used for reading and writing data from/to the external host dual port SRAM.
HA(0-12)	AJ13, AH14 AF15, AG15 AH15, AE16 AG16, AF16 AH16, AH17 AJ17, AG18 AH18	O (T)	CMOS 8mA	Host Address: 13-bit address output bus used to select the external host dual port SRAM address for read or write access.
HCS	AF17	O (T)	CMOS 6mA	Host Chip Select: Active low output signal enables the interface to the host dual port SRAM and allows the transfer of information between the ASPEN device and the SRAM.
HOE	AE17	O (T)	CMOS 8mA	Host Output (Read) Enable: This output signal is asserted low to initiate a read cycle of the host dual port SRAM.
HWE	AF18	O (T)	CMOS 8mA	Host Write Enable: This output signal is asserted low to initiate a write cycle of the host dual port SRAM.
INTER	AG14	I	LVTTL	Interrupt: This active low input signal is used by the dual port SRAM to indicate a change in the host to ASPEN device status bits.
HBUSY	AH13	I	LVTTL	Host Busy: This active low input signal will cause the ASPEN device to insert wait states during read or write cycles of the dual port SRAM. It is an indication that the host is simultaneously accessing the same address. This is not applicable when both are performing reads.

BOUNDARY SCAN AND OTHER TEST LEADS

Symbol	Lead No.	I/O/P	Туре	Name/Function
TDO	G05	O (T)	CMOS 2 mA	Test Data Output: Boundary scan output for data and test instructions from internal test registers.
TRS	E04	I	LVTTLp	Test Mode Reset: A 1 microsecond (minimum) low on this lead resets the boundary scan; recommended for use after power-up initialization as well.
TMS	D03	I	LVTTLp	Test Mode Select: Boundary scan test mode select.
TDI	D02	I	LVTTLp	Test Data Input: Boundary scan input for data and test instructions.

DataSheet4U.com www.DataSheet4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Symbol	Lead No.	I/O/P	Туре	Name/Function				
TCK	E03	I	LVTTLp	Test Clock: Boundary scan clock. Input signals are clocked in on its rising edge.				
IPRT(0-2)	F04 G04 F05	O (T)	CMOS 4mA	Inlet Processor Real-time Trace: These leads indicate changes in the inlet processor program counter on a cycle cycle basis. Used in conjunction with serial event history poto give real-time view into internal system. This lead is intended only for use by the manufacturer.				
OPRT(0-2)	F03 G03 H05	O (T)	CMOS 4mA	Outlet Processor Real-time Trace: These leads indicate changes in the outlet processor program counter on a cycle by cycle basis. This lead is intended only for use by the manufacturer.				
RPRT(0-2)	E02 F02 F01	O (T)	CMOS 4mA	Rate Processor Real-time Trace: These leads indicate changes in the rate processor program counter on a cycle by cycle basis. This lead is intended only for use by the manufacturer.				
EPC	J02	O (T)	CMOS 8mA	Event History Port Clock: Output clock used to drive out the contents of the internal event history buffer. This lead is intended only for use by the manufacturer.				
EPD(0-3)	K03 J03 K04 J04	O (T)	CMOS 4mA	Event History Port Data: Output data from the internal event history buffer. This lead is intended only for use by the manufacturer. taSheet4U.com				
EPE	H03	O (T)	CMOS 4mA	Event History Port Enable: Active high output signal indicates that valid data is being transferred from the internal event history buffer. This lead is intended only for use by the manufacturer.				
IP(0-1)	H02 G02	O (T)	CMOS 4mA	Inlet Processor Status: 2-bit status controlled through the timer coprocessor interface.				
OP(0-1)	AH24 AF23	O (T)	CMOS 4mA	Outlet Processor Status: 2-bit status controlled through the timer coprocessor interface.				
RP0	L28	O (T)	CMOS 4mA	Rate Processor Status: 1-bit status controlled through the timer coprocessor interface.				
ASPEN_ BOOTED	J25	O (T)	CMOS 4mA	ASPEN Booted: When high, this lead indicates that the operational firmware is loaded. When this lead is low, it indicates that the operational firmware is not loaded.				
BRK	J05	O (T)	CMOS 4mA	Breakpoint Encountered: Active high signal indicating a debug breakpoint was encountered, or a toggle-based signal indicating an exception was encountered.				

et4U.com

DataShe

DATA SHEET



SERIAL EEPROM INTERFACE PORT

Symbol	Lead No.	I/O/P	Туре	Name/Function
SCK	AF03	O (T)	CMOS 8 mA	Serial EEPROM Clock: This clock lead is used for the serial EEPROM interface.
SCS	AE03	O (T)	CMOS 8 mA	Serial EEPROM Chip Select:Chip select lead for serial EEPROM interface.
SDIO	AF02	I/O (T)	LVTTL/ CMOS 8mA	Serial EEPROM Address Output/Data Input: Address and Data lead for the serial EEPROM interface.

STRAPS

Symbol	Lead No.	I/O/P	Туре	Name/Function
ENARBA	L04	I	LVTTLp	Enable Arbiter <i>CellBus</i> A: Active low signal to enable internal copy of Bus Arbiter and Frame Pulse Generator for <i>CellBus</i> A.
ENARBB	M05	I	LVTTLp	Enable Arbiter <i>CellBus</i> B: Active low signal to enable internal copy of Bus Arbiter and Frame Pulse Generator for <i>CellBus</i> B.
UA(0-4)	M04 N05 K02 M03 N04	I	LVTTLp	Unit Address: Five active low device identity straps, used to identify each <i>CellBus</i> device in a system containing up to 32 devices (binary numbers from 0 to 31, UA4 is MSB). This unit address may be overridden through a host command that writes a different unit address value to the corresponding UA bits in RP configuration register 0/6/2.
HZEN	L02	I	LVTTLp	High Impedance Enable: Active low signal that causes all tristateable output leads to assume the tristate condition, including input/output leads functioning as outputs but excluding TDO.

et4U.com

DataShe

ASPEN TXC-05810

ABSOLUTE MAXIMUM RATINGS AND ENVIRONMENTAL LIMITATIONS

Parameter	Symbol	Min	Max	Unit	Conditions
Supply voltage (I/O)	V _{DD3}	-0.3	+3.9	V	Note 1
Supply voltage (Core)	V _{DD2.5}	-0.3	+3.1	V	Note 1
DC input voltage	V _{IN}	-1.0	$V_{DD3} + 0.3$	V	Note 1
Storage temperature range	T _S	-40	125	°С	Note 1
Ambient operating temperature	T _A	-40	85	οС	0 ft/min linear airflow
Moisture Exposure Level	ME	5		Level	per EIA/JEDEC JESD22-A112-A
Relative Humidity, during assembly	RH	30	60	%	Note 2
Relative Humidity, in-circuit	RH	0	100	%	non-condensing
ESD Classification	ESD	Absolute	value 2000	V	Note 3
Latch-up	LU				Meets JEDEC STD-78

Notes:

et4U.com

- 1. Operating conditions outside the min-max ranges specified may cause permanent device failure. Exposure to conditions near the min or max limits for extended periods may impair device reliability.
- Pre-assembly storage in non-drypack conditions is not recommended. Please refer to the instructions on the "CAUTION" label on the drypack bag in which devices are supplied.
- 3. Test method for ESD per MIL-STD-883D, method 3015.7.

DataShe

THERMAL CHARACTERISTICS

DataSheet4U.com

Parameter	Min	Тур	Max	Unit	Test Conditions
Thermal resistance - junction to ambient		12.2		°C/W	0 ft/min airflow

POWER REQUIREMENTS

Parameter	Min	Тур	Max	Unit	Test Conditions
V_{DD3}	3.14	3.3	3.46	V	
V _{DD2.5}	2.375	2.5	2.625	V	
I _{DD3}		110		mA	See Notes 1, 2, 3
I _{DD2.5}		780		mA	See Notes 1, 2, 3
V _{DDBOOT} A, B	2.375	2.5	2.625	V	See Note 2.
I _{DDBOOT A, B}		0.01	0.10	mA	See Note 2.
P _{DD (Total)}		2.338		W	See Notes 1, 2

Notes:

- With inputs switching and V_{DD} / output load of 3.3 V / 0 pF for Min, 3.3 V / 25 pF for Typ and 3.46 V / 50 pF for Max.
- 2. All I_{DD} and P_{DD} values are dependent upon V_{DD} and the bus operation.
- 3. Conditions: SSRAM = 100 MHz, UTOPIA = 40 MHz, CellBus = 32 MHz, internal system clock = 96 MHz.

C-05810 DATA SHEET



DataShe

INPUT, OUTPUT, AND INPUT/OUTPUT PARAMETERS

Input Parameters For CMOS2.5

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IH}	1.3			V	$2.375 \le V_{DD2.5} \le 2.625$
V _{IL}			0.9	V	$2.375 \le V_{DD2.5} \le 2.625$
Input leakage current	-10		10	μΑ	$V_{IN} = V_{DD2.5}$ or V_{SS}
Input capacitance			5	pF	

Input Parameters For LVTTL

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IH}	2.0			V	$3.14 \le V_{DD3} \le 3.46$
V _{IL}			0.8	V	$3.14 \le V_{DD3} \le 3.46$
Input leakage current	-10		10	μΑ	$V_{IN} = V_{DD3}$ or V_{SS}
Input capacitance			6	pF	

et4U.com

Input Parameters For LVTTLp (these leads have an internal pull-up resistor)

DataSheet4U.com							
Parameter	Min	Тур	Max	Unit	Test Conditions		
V _{IH}	2.0			V	3.14 ≤ V _{DD3} ≤ 3.46		
V _{IL}			0.8	V	$3.14 \le V_{DD3} \le 3.46$		
Input current	-35	-115	-214	μΑ	$V_{IN} = V_{SS}$		
Input leakage current			10	μΑ	$V_{IN} = V_{DD3}$		
Input capacitance			6	pF			

Input Parameters For LVTTLpd (these leads have an internal pull-down resistor)

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IH}	2.0			V	$3.14 \le V_{DD3} \le 3.46$
V _{IL}			0.8	V	$3.14 \le V_{DD3} \le 3.46$
Input current	35	115	320	μΑ	$V_{IN} = V_{DD3}$
Input leakage current	-10			μΑ	$V_{IN} = V_{SS}$
Input capacitance			6	pF	



ASPEN TXC-05810

Input Parameters for LVCMOS

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IH}	70% V _{DD}			V	
V_{IL}			30% V _{DD}	V	

Input and Input/Output Parameters For GTL+

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{IH}	V _{REF} +0.15			V	
V _{IL}			V _{REF} -0.15	V	
Input leakage current			10	μΑ	
GTL+ lead capacitance			9	pF	
V _{OL}			0.6	V	I _{OL} = 48 mA
I _{OL}			48	mA	Loaded with 21 Ω to +1.5 V

Output Parameters For CMOS 2mA

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{OH}	2.4			V	I _{OH} = -2 mA
V _{OL}		0.2	0.4	V	I _{OL} = 2 mA
I _{OL}		DataSh	eet42:60m	mA	
I _{OH}			-2.0	mA	
Leakage Tristate	-10		10	μΑ	

Output Parameters For CMOS 4mA

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{OH}	2.4			V	I _{OH} = -4 mA
V _{OL}		0.2	0.4	V	I _{OL} = 4 mA
I _{OL}			4.0	mA	
I _{OH}			-4.0	mA	
Leakage Tristate	-10		10	μΑ	

Output Parameters For CMOS 6mA

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{OH}	2.4			V	I _{OH} = -6 mA
V _{OL}		0.2	0.4	V	I _{OL} = 6 mA
I _{OL}			6.0	mA	
Гон			-6.0	mA	
Leakage Tristate	-10		10	μΑ	

www.DataSheet4U.com DataSheet4U.com

TXC-05810-MB - 49 of 178 -Ed. 3, June 2001

et4U.com

DATA SHEET



Output Parameters For CMOS 8mA

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{OH}	2.4			V	I _{OH} = -8 mA
V_{OL}		0.2	0.4	V	I _{OL} = 8 mA
I _{OL}			8.0	mA	
I _{OH}			-8.0	mA	
Leakage Tristate	-10		10	μΑ	

Output Parameters For CMOS 12mA

Parameter	Min	Тур	Max	Unit	Test Conditions
V _{OH}	2.4			V	I _{OH} = -12 mA
V _{OL}		0.2	0.4	V	I _{OL} = 12 mA
I _{OL}			12.0	mA	
I _{OH}			-12.0	mA	
Leakage Tristate	-10		10	μΑ	

et4U.com

Input/Output Parameters For LVTTL/CMOS 8mA

See tables above for LVTTL input and CMOS 8mA output 14U.com

Input/Output Parameters For LVTTL/CMOS 12mA

See tables above for LVTTL input and CMOS 12mA output


DataShe

ASPEN TXC-05810

TIMING CHARACTERISTICS

Detailed timing diagrams for the ASPEN device are provided in Figures 24 through 69, with values for the timing intervals given in tables below the waveform drawings. All output times are measured with a maximum 25 pF load capacitance, unless noted otherwise. Timing parameters are measured at voltage levels of (V_{IH}+V_{IL})/2 and (V_{OH}+V_{OL})/2, for input and output signals, respectively.

Figure 24. Timing of Receive Interface for UTOPIA Mode, Single-PHY (PHY Layer Emulation, 8-bit)



Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period	t _{CYC}	20			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITDATA(7-0), ITSOC, ĪTENB, ITPARITY setup time to ITCLK↑	t _{SU}	4.0			ns
ITDATA(7-0) hold time after ITCLK↑	t _{H(1)}	1.5			ns
ITSOC, ITENB, ITPARITY hold time after ITCLK↑	t _{H(2)}	1.0			ns
ITCLAV delay from ITCLK↑	t _D	1.0		9.5	ns


www.DataSheet4U.com DataSheet4U.com

DataShe

et4U.com



Figure 25. Timing of Receive Interface for UTOPIA Mode, Single-PHY (PHY Layer Emulation, 16-bit)



Unit **Parameter Symbol** Min Тур Max ITCLK clock period 20 ns t_{CYC} ITCLK duty cycle, t_{PWH}/t_{CYC} 40 60 % ITDATA(15-0), ITSOC, ITENB, ITPARITY 4.0 t_{SU} ns setup time to ITCLK↑ ITDATA(15-0) hold time after ITCLK↑ 1.5 ns $t_{H(1)}$ ITSOC, ITENB, ITPARITY hold time after 1.0 ns $t_{H(2)}$ **ITCLK**↑ ITCLAV delay from ITCLK↑ 1.0 9.5 t_D ns

et4U.com


www.DataSheet4U.com

DataShe

DataSheet4U.com

ASPEN TXC-05810

Figure 26. Timing of Receive Interface for UTOPIA Mode, Single-PHY (ATM Layer Emulation, 8-bit)



Unit **Parameter Symbol** Min Typ Max ITCLK clock period, UTCLKSRC = 00 20 ns tcyc ITCLK clock period, UTCLKSRC = 01 or 10 t_{CYCIN(PCLK)} ITCLK duty cycle, t_{PWH}/t_{CYC} 40 % 60 ITDATA (7-0), ITSOC, ITCLAV, ITPARITY 5.0 ns t_{SU} setup time to ITCLK↑ ITDATA (7-0), ITSOC, ITCLAV, ITPARITY 1.0 t_{H} ns hold time after ITCLK↑ ITENB delay from ITCLK↑ 1.0 4.5 t_D ns LUCLK duty cycle (See Note) 45 55 %

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.


DataShe

et4U.com

www.DataSheet4U.com DataSheet4U.com



Figure 27. Timing of Receive Interface for UTOPIA Mode, Single-PHY (ATM Layer Emulation, 16-bit)



et4U.com

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period, UTCLKSRC = 00 ITCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20 t _{CYCIN(PCLK)}			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITDATA(15-0), ITSOC, ITCLAV, ITPARITY setup time to ITCLK↑	t _{SU}	5.0			ns
ITDATA(15-0), ITSOC, ITCLAV, ITPARITY hold time after ITCLK↑	t _H	1.0			ns
ITENB delay from ITCLK↑	t _D	1.0		4.5	ns
LUCLK duty cycle (See Note)		45		55	%


Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

www.DataSheet4U.com

DataShe

ASPEN TXC-05810

Figure 28. Timing of Receive Interface for UTOPIA Mode, Multi-PHY (PHY Layer Emulation, 8-bit)



DataShe

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period	t _{CYC}	20			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITDATA(7-0), ITSOC, ITADDR(4-0), ITENB, ITPARITY setup time to ITCLK↑	t _{SU}	4.0			ns
ITDATA(7-0), ITADDR(4-0) hold time after ITCLK↑	t _{H(1)}	1.5			ns
ITSOC, ITENB, ITPARITY hold time after ITCLK↑	t _{H(2)}	1.0			ns
ITCLAV delay from ITCLK↑	t _D	1.0		9.5	ns


DataSheet4U.com

et4U.com

www.DataSheet4U.com



Figure 29. Timing of Receive Interface for UTOPIA Mode, Multi-PHY (PHY Layer Emulation, 16-bit)




DataShe

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period	t _{CYC}	20			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITDATA(15-0), ITSOC, ITADDR(4-0), ITENB, ITPARITY setup time to ITCLK↑	t _{SU}	4.0			ns
ITDATA(15-0), ITADDR(4-0) hold time after ITCLK↑	t _{H(1)}	1.5			ns
ITSOC, ITENB, ITPARITY hold time after ITCLK↑	t _{H(2)}	1.0			ns
ITCLAV delay from ITCLK↑	t _D	1.0		9.5	ns

DATA SHEET

ASPEN TXC-05810

Figure 30. Timing of Receive Interface for UTOPIA Mode, Multi-PHY (ATM Layer Emulation, 8-bit)



Parameter Symbol Min Unit Typ Max ITCLK clock period, UTCLKSRC = 00 20 t_{CYC} ns ITCLK clock period, UTCLKSRC = 01 or 10 t_{CYCIN(PCLK)} ITCLK duty cycle, t_{PWH}/t_{CYC} 40 60 % ITDATA(7-0), ITSOC, ITCLAV, ITPARITY 5.0 ns t_{SU} setup time to ITCLK↑ ITDATA(7-0), ITSOC ITCLAV, ITPARITY t_H 1.0 ns hold time after ITCLK↑ ITADDR(4-0), ITENB delay from ITCLK↑ 1.0 6.0 ns t_D LUCLK duty cycle (See Note) 45 55 %

- 57 of 178 -

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

DataSheet4U.com


et4U.com

www.DataSheet4U.com

DataShe



Figure 31. Timing of Receive Interface for UTOPIA Mode, Multi-PHY (ATM Layer Emulation, 16-bit)



et4U.com

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period, UTCLKSRC = 00 ITCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20 t _{CYCIN(PCLK)}			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITDATA(15-0), ITSOC, ITCLAV, ITPARITY setup time to ITCLK↑	t _{SU}	5.0			ns
ITDATA(15-0), ITSOC, ITCLAV, ITPARITY hold time after ITCLK↑	t _H	1.0			ns
ITADDR(4-0), ITENB delay from ITCLK↑	t _D	1.0		6.0	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.


www.DataSheet4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Figure 32. Timing of Receive Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 8-bit)



et4U.com

DataShe

DataSheet4U.com

www.DataSheet4U.com

DATA SHEET



Figure 32. Timing of Receive Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 8-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period	t _{CYC}	20			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITDATA(7-0), ITSOF, ITSOC, ITEOF, ITENB, ITMS, ITABT, ITPARITY setup to ITCLK↑	t _{SU}	4.0			ns
ITDATA(7-0), ITSOF, ITSOC, ITENB hold time after ITCLK↑	t _{H(1)}	1.5			ns
ITEOF, ITMS, ITABT hold time after ITCLK↑	t _{H(2)}	2.0			ns
ITENB, ITPARITY hold time after ITCLK↑	t _{H(3)}	1.0			ns
ITCLAV delay from ITCLK↑	t _D	1.0		9.5	ns

et4U.com

DataShe

DataSheet4U.com


DataSheet4U.com www.DataSheet4U.com

TXC-05810-MB

DATA SHEET

ASPEN TXC-05810

Figure 33. Timing of Receive Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 16-bit)



et4U.com

www.DataSheet4U.com

DataShe

DataSheet4U.com

DATA SHEET



Figure 33. Timing of Receive Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 16-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period	t _{CYC}	20			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITDATA(15-0), ITSOF, ITSOC, ITEOF, ITABT, ITMS, ITENB, ITPARITY setup to ITCLK↑	t _{SU}	4.0			ns
ITDATA(15-0), ITSOF, ITSOC hold time after ITCLK↑	t _{H(1)}	1.5			ns
ITEOF, ITABT, ITMS hold time after ITCLK↑	t _{H(2)}	2.0			ns
ITENB, ITPARITY hold time after ITCLK↑	t _{H(3)}	1.0			ns
ITCLAV delay from ITCLK↑	t _D	1.0		9.5	ns

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 34. Timing of Receive Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 8-bit)



et4U.com

www.DataSheet4U.com

DataSheet4U.com

DATA SHEET



Figure 34. Timing of Receive Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 8-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period, UTCLKSRC = 00 ITCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20			ns
		t _{CYCIN(PCLK)}			
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITEOF, ITMS, ITABT, ITPARITY setup time to ITCLK↑	t _{SU(1)}	4.0			ns
ITDATA(7-0), ITCLAV, ITSOF, ITSOC setup time to ITCLK↑	t _{SU(2)}	5.5			ns
ITDATA(7-0), ITSOF, ITSOC, ITEOF, ITMS, ITABT, ITCLAV, ITPARITY hold time after ITCLK↑	t _H	1.0			ns
ITENB delay from ITCLK↑	t _D	1.0		4.5	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 35. Timing of Receive Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 16-bit)



et4U.com

www.DataSheet4U.com

DataSheet4U.com

DATA SHEET



Figure 35. Timing of Receive Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 16-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period, UTCLKSRC = 00 ITCLK clock period, UTCLKSRC = 01 or 10	tcyc	20 t _{CYCIN(PCLK)}			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITEOF, ITMS, ITABT, ITPARITY setup time to ITCLK↑	t _{SU(1)}	4.0			ns
ITDATA(15-0), ITCLAV, ITSOF, ITSOC setup time to ITCLK↑	t _{SU(2)}	5.5			ns
ITDATA(15-0), ITSOF, ITSOC, ITEOF, ITMS, ITABT, ITCLAV, ITPARITY hold time after ITCLK↑	t _H	1.0			ns
ITENB delay from ITCLK↑	t _D	1.0		4.5	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

et4U.com

DataShe


DataSheet4U.com

<u>TranSwitch</u>

DATA SHEET

ASPEN TXC-05810

Figure 36. Timing of Receive Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 8-bit)



et4U.com

www.DataSheet4U.com

DataSheet4U.com

DATA SHEET



Figure 36. Timing of Receive Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 8-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period	t _{CYC}	20			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITDATA(7-0), ITSOF, ITSOC, ITEOF, ITMS, ITABT, ITADDR(4-0), ITENB, ITPARITY setup time to ITCLK↑	t _{SU}	4.0			ns
ITDATA(7-0), ITSOF, ITSOC, ITADDR(4-0) hold time after ITCLK↑	t _{H(1)}	1.5			ns
ITEOF, ITMS, ITABT hold time after ITCLK↑	t _{H(2)}	2.0			ns
ITENB, ITPARITY hold time after ITCLK↑	t _{H(3)}	1.0			ns
ITCLAV delay from ITCLK↑	t _D	1.0		9.5	ns

et4U.com

DataShe


DataSheet4U.com

<u>TranSwitch</u>°

DATA SHEET

ASPEN TXC-05810

Figure 37. Timing of Receive Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 16-bit)



et4U.com

DataSheet4U.com

www.DataSheet4U.com

DATA SHEET



Figure 37. Timing of Receive Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 16-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period	t _{CYC}	20			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITDATA(15-0), ITSOF, ITSOC, ITEOF, ITMS, ITABT, ITADDR(4-0), ITENB, ITPARITY setup time to ITCLK↑	t _{SU}	4.0			ns
ITDATA(15-0), ITSOF, ITSOC, ITADDR(4-0) hold time after ITCLK↑	t _{H(1)}	1.5			ns
ITEOF, ITMS, ITABT hold time after ITCLK↑	t _{H(2)}	2.0			ns
ITENB, ITPARITY hold time after ITCLK↑	t _{H(3)}	1.0			ns
ITCLAV delay from ITCLK↑	t _D	1.0		9.5	ns

et4U.com

DataShe


DataSheet4U.com

<u>Transwitch</u>

DATA SHEET

ASPEN TXC-05810

Figure 38. Timing of Receive Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 8-bit)



et4U.com

www.DataSheet4U.com DataSheet4U.com

DATA SHEET



Figure 38. Timing of Receive Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 8-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period, UTCLKSRC = 00 ITCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20 t _{CYCIN(PCLK)}			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITEOF, ITMS, ITSOC, ITABT, ITPARITY setup time to ITCLK↑	t _{SU(1)}	4.0			ns
ITDATA(7-0), ITCLAV, ITSOF setup time to ITCLK↑	t _{SU(2)}	5.5			ns
ITDATA(7-0), ITSOF, ITEOF, ITCLAV, ITMS, ITSOC, ITABT, ITPARITY hold time after ITCLK↑	t _H	1.0			ns
ITENB, ITADDR(4-0) delay from ITCLK↑	t _D	1.0		6.0	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 39. Timing of Receive Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 16-bit)



et4U.com

DataShe

DataSheet4U.com

DATA SHEET



Figure 39. Timing of Receive Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 16-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ITCLK clock period, UTCLKSRC = 00 ITCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20 t _{CYCIN(PCLK)}			ns
ITCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ITEOF, ITMS, ITSOC, ITABT, ITPARITY setup time to ITCLK↑	t _{SU(1)}	4.0			ns
ITDATA(15-0), ITCLAV, ITSOF setup time to ITCLK↑	t _{SU(2)}	5.5			ns
ITDATA(15-0), ITSOF, ITEOF, ITCLAV, ITMS, ITSOC, ITABT, ITPARITY hold time after ITCLK↑	t _H	1.0			ns
ITENB, ITADDR(4-0) delay from ITCLK↑	t _D	1.0		6.0	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 40. Timing of Transmit Interface for UTOPIA Mode, Single-PHY (PHY Layer Emulation, 8-bit)



Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period	t _{CYC}	20			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETENB setup time to ETCLK↑	t _{SU}	4.0			ns
ETENB hold time after ETCLK↑	t _H	2.7			ns
ETDATA(7-0), ETSOC, ETCLAV, ETPARITY delay from ETCLK↑	t _D	1.0		11.0	ns

et4U.com


www.DataSheet4U.com

DataSheet4U.com



DataShe


Figure 41. Timing of Transmit Interface for UTOPIA Mode, Single-PHY (PHY Layer Emulation, 16-bit)



Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period	t _{CYC}	20			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETENB setup time to ETCLK↑	t _{SU}	4.0			ns
ETENB hold time after ETCLK↑	t _H	2.7			ns
ETDATA(15-0), ETSOC, ETCLAV, ETPARITY delay from ETCLK↑	t _D	1.0		11.0	ns

ASPEN TXC-05810

Figure 42. Timing of Transmit Interface for UTOPIA Mode, Single-PHY (ATM Layer Emulation, 8-bit)



Max Unit **Symbol** Min **Parameter** Typ ETCLK clock period, UTCLKSRC = 00 20 ns t_{CYC} ETCLK clock period, UTCLKSRC = 01 or 10 t_{CYCIN(PCLK)} ETCLK duty cycle, t_{PWH}/t_{CYC} 40 60 % ETCLAV setup time to ETCLK↑ 11.5 ns t_{SU} ETCLAV hold time after ETCLK↑ 1.0 ns t_H ETDATA(7-0), ETSOC, ETENB, ETPARITY 1.0 6.0 ns t_D delay from ETCLK↑ LUCLK duty cycle (See Note) 45 55 %

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

DataSheet4U.com


et4U.com

www.DataSheet4U.com

DataShe



Figure 43. Timing of Transmit Interface for UTOPIA Mode, Single-PHY (ATM Layer Emulation, 16-bit)



Parameter Symbol Min Max Unit Typ ETCLK clock period, UTCLKSRC = 00 20 ns t_{CYC} ETCLK clock period, UTCLKSRC = 01 or 10 t_{CYCIN(PCLK)} ETCLK duty cycle, t_{PWH}/t_{CYC} 40 60 % ETCLAV setup time to ETCLK↑ 11.5 ns t_{SU} ETCLAV hold time after ETCLK↑ 1.0 ns t_H ETDATA(15-0), ETSOC, ETENB, 1.0 6.0 t_D ns ETPARITY delay from ETCLK↑ LUCLK duty cycle (See Note) 45 55 %

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

www.DataSheet4U.com


DataShe

et4U.com

DATA SHEET

ASPEN TXC-05810

Figure 44. Timing of Transmit Interface for UTOPIA Mode, Multi-PHY (PHY Layer Emulation, 8-bit)



DataShe

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period	t _{CYC}	20			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETENB, ETADDR(4-0) setup time to ETCLK↑	t _{SU}	4.0			ns
ETENB hold time after ETCLK↑	t _{H(1)}	2.7			ns
ETADDR(4-0) hold time after ETCLK↑	t _{H(2)}	2.0			ns
ETDATA(7-0), ETSOC, ETCLAV, ETPARITY delay from ETCLK↑	t _D	1.0		11.0	ns


DataSheet4U.com

et4U.com

www.DataSheet4U.com



Figure 45. Timing of Transmit Interface for UTOPIA Mode, Multi-PHY (PHY Layer Emulation, 16-bit)




Parameter Symbol Min Тур Max Unit ETCLK clock period 20 t_{CYC} ns ETCLK duty cycle, t_{PWH}/t_{CYC} 40 % 60 ETENB, ETADDR(4-0) setup time to 4.0 ns t_{SU} **ETCLK**↑ ETENB hold time after ETCLK1 2.7 ns $t_{H(1)}$ ETADDR(4-0) hold time after ETCLK↑ 2.0 ns $t_{H(2)}$ ETDATA(15-0), ETSOC, ETCLAV, 1.0 11.0 t_D ns ETPARITY delay from ETCLK↑

DataShe

DATA SHEET

ASPEN TXC-05810

Figure 46. Timing of Transmit Interface for UTOPIA Mode, Multi-PHY (ATM Layer Emulation, 8-bit)



DataShe

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period, UTCLKSRC = 00 ETCLK clock period, UTCLKSRC = 01 or 10	tcyc	20 t _{CYCIN(PCLK)}			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETCLAV setup time to ETCLK↑	t _{SU}	6.5			ns
ETCLAV hold time after ETCLK↑	t _H	1.0			ns
ETDATA(7-0), ETSOC, ETADDR(4-0), ETENB, ETPARITY delay from ETCLK↑	t _D	1.0		6.0	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.


DataSheet4U.com

et4U.com

www.DataSheet4U.com



Figure 47. Timing of Transmit Interface for UTOPIA Mode, Multi-PHY (ATM Layer Emulation, 16-bit)



et4U.com

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period, UTCLKSRC = 00 ETCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20 t _{CYCIN(PCLK)}			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETCLAV setup time to ETCLK↑	t _{SU}	6.5			ns
ETCLAV hold time after ETCLK↑	t _H	1.0			ns
ETDATA(15-0), ETSOC, ETADDR(4-0), ETENB, ETPARITY delay from ETCLK↑	t _D	1.0		6.0	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.


www.DataSheet4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Figure 48. Timing of Transmit Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 8-bit)



et4U.com

DataSheet4U.com

www.DataSheet4U.com

DATA SHEET



Figure 48. Timing of Transmit Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 8-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period	t _{CYC}	20			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETENB setup time to ETCLK↑	t _{SU(1)}	7.0			ns
ETABT setup time to ETCLK↑	t _{SU(2)}	4.0			ns
ETENB hold time after ETCLK↑	t _{H(1)}	2.7			ns
ETABT hold time after ETCLK↑	t _{H(2)}	1.5			ns
ETDATA(7-0), ETSOF, ETEOF, ETSOC, ETCLAV, ETMS, ETPARITY delay from ETCLK↑	t _D	1.0		11.5	ns

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 49. Timing of Transmit Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 16-bit)



et4U.com

DATA SHEET



Figure 49. Timing of Transmit Interface for Packet Mode, Single-PHY (PHY Layer Emulation, 16-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period	t _{CYC}	20			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETENB setup time to ETCLK↑	t _{SU(1)}	7.0			ns
ETABT setup time to ETCLK↑	t _{SU(2)}	4.0			ns
ETENB hold time after ETCLK↑	t _{H(1)}	2.7			ns
ETABT hold time after ETCLK↑	t _{H(2)}	1.5			ns
ETDATA(15-0), ETSOF, ETEOF, ETCLAV, ETMS, ETSOC, ETPARITY delay from ETCLK↑	t _D	1.0		11.5	ns

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 50. Timing of Transmit Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 8-bit)



et4U.com

www.DataSheet4U.com

DataSheet4U.com

DATA SHEET



Figure 50. Timing of Transmit Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 8-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period, UTCLKSRC = 00 ETCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20 t _{CYCIN(PCLK)}			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETCLAV setup time to ETCLK↑	t _{SU(1)}	12.0			ns
ETABT setup time to ETCLK↑	t _{SU(2)}	6.0			ns
ETCLAV, ETABT hold time after ETCLK↑	t _H	1.0			ns
ETDATA(7-0), ETSOF, ETEOF, ETENB, ETSOC, ETMS, ETPARITY delay from ETCLK↑	t _D	1.0		6.5	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

et4U.com

DataShe


DataSheet4U.com

Transwitch

DATA SHEET

ASPEN TXC-05810

Figure 51. Timing of Transmit Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 16-bit)



et4U.com

DATA SHEET



Figure 51. Timing of Transmit Interface for Packet Mode, Single-PHY (ATM Layer Emulation, 16-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period, UTCLKSRC = 00 ETCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20 t _{CYCIN(PCLK)}			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETCLAV setup time to ETCLK↑	t _{SU(1)}	12.0			ns
ETABT setup time to ETCLK↑	t _{SU(2)}	6.0			ns
ETCLAV, ETABT hold time after ETCLK↑	t _H	1.0			ns
ETDATA(15-0), ETSOF, ETEOF, ETENB, ETSOC, ETMS, ETPARITY delay from ETCLK↑	t _D	1.0		6.5	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 52. Timing of Transmit Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 8-bit)



et4U.com

DataShe

DATA SHEET



Figure 52. Timing of Transmit Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 8-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period	t _{CYC}	20			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETENB setup time to ETCLK↑	t _{SU(1)}	7.0			ns
ETADDR(4-0), ETABT setup time to ETCLK↑	t _{SU(2)}	4.0			ns
ETENB hold time after ETCLK↑	t _{H(1)}	2.7			ns
ETABT hold time after ETCLK↑	t _{H(2)}	1.5			ns
ETADDR(4-0) hold time after ETCLK↑	t _{H(3)}	2.0			ns
ETDATA(7-0), ETSOF, ETEOF, ETCLAV, ETSOC, ETMS, ETPARITY delay from ETCLK↑	t _D	1.0		11.5	ns

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 53. Timing of Transmit Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 16-bit)



et4U.com

DataShe

DATA SHEET



Figure 53. Timing of Transmit Interface for Packet Mode, Multi-PHY (PHY Layer Emulation, 16-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period	t _{CYC}	20			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETENB setup time to ETCLK↑	t _{SU(1)}	7.0			ns
ETADDR(4-0), ETABT setup time to ETCLK↑	t _{SU(2)}	4.0			ns
ETENB hold time after ETCLK↑	t _{H(1)}	2.7			ns
ETABT hold time after ETCLK↑	t _{H(2)}	1.5			ns
ETADDR(4-0) hold time after ETCLK↑	t _{H(3)}	2.0			ns
ETDATA(15-0), ETSOF, ETEOF, ETCLAV, ETSOC, ETMS, ETPARITY delay from ETCLK↑	t _D	1.0		11.5	ns

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 54. Timing of Transmit Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 8-bit)



et4U.com

DataShe

DATA SHEET



Figure 54. Timing of Transmit Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 8-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period, UTCLKSRC = 00 ETCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20 t _{CYCIN(PCLK)}			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETCLAV setup time to ETCLK↑	t _{SU(1)}	6.5			ns
ETABT setup time to ETCLK↑	t _{SU(2)}	6.0			ns
ETCLAV, ETABT hold time after ETCLK↑	t _H	1.0			ns
ETDATA(7-0), ETSOF, ETEOF, ETADDR (4-0), ETENB, ETSOC, ETMS, ETPARITY delay from ETCLK↑	t _D	1.0		6.5	ns
LUCLK duty cycle (See Note)		45		55	%

Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

et4U.com


DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 55. Timing of Transmit Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 16-bit)



et4U.com

DataShe

DATA SHEET



Figure 55. Timing of Transmit Interface for Packet Mode, Multi-PHY (ATM Layer Emulation, 16-bit) (Cont.)

Parameter	Symbol	Min	Тур	Max	Unit
ETCLK clock period, UTCLKSRC = 00 ETCLK clock period, UTCLKSRC = 01 or 10	t _{CYC}	20 t _{CYCIN(PCLK)}			ns
ETCLK duty cycle, t _{PWH} /t _{CYC}		40		60	%
ETCLAV setup time to ETCLK↑	t _{SU(1)}	6.5			ns
ETABT setup time to ETCLK↑	t _{SU(2)}	6.0			ns
ETCLAV, ETABT hold time after ETCLK↑	t _H	1.0			ns
ETDATA(15-0), ETSOF, ETEOF, ETADDR(4-0), ETENB, ETSOC, ETMS, ETPARITY delay from ETCLK↑	t _D	1.0		6.5	ns
LUCLK duty cycle (See Note)		45		55	%


Note: When UTCLKSRC = 00, LUCLK is used for Ingress and Egress UTOPIA interfaces.

et4U.com

DataShe

DataSheet4U.com

Figure 56. Timing of Signals for CellBus Interfaces



Parameter Symbol Min Unit Typ Max CBRC, CBWC cycle time 31.25 ns t_{CYC} CBRC, CBWC duty cycle 40 % t_{PWH}/t_{CYC} 60 CellBus inputs setup time before CBRC↓ com 2.0 Dattsunget41 ns CellBus inputs hold time after CBRC↓ 3.0 ns $t_{H(1)}$ CellBus outputs delay after CBWC↓ 2.0 See Note 2 ns $t_{D(1)}$

et4U.com

Notes:

- 1. The timing shown applies to the signals of both *CellBus* A and *CellBus* B, identified by A or B appended to all of the signal names shown in this Figure.
- 2. The ASPEN device *CellBus* write clock to *CellBus* data out time delay t_{D(1)} has two components, internal delay and GTL+ driver delay. The internal delay consists of the delay from the CBWC input, through the GTL+ receiver, internal ASPEN device circuitry and into the (internal) input lead of the GTL+ driver. This internal delay is dependent solely on temperature, voltage and process variation and has minimum and maximum values of 2.0 ns and 7.0 ns, respectively. The GTL+ driver delay includes the effects of the (internal) GTL+ driver and all external loading, from the chip bond wire inductance onwards. For the purposes of specification, a test load is used which consists of a 10.7 nH bond wire inductance from the VLSI device output pad to the package output lead, and a 50 ohm resistor to +1.5 volts with a 1.0 pF capacitor to ground from the package output lead. The total value of t_{D(1)} is increased to 2.0 ns minimum and 9.0 ns maximum when using this load.

These output delay values by themselves may be inadequate to complete a system design. TranSwitch strongly recommends that all *CellBus* applications should be analyzed by high speed backplane and simulation specialists, using such tools as HSpice[®] analog circuit simulation.

These simulations can model timing from one ASPEN device, through various levels of system interconnect, to another ASPEN device, and include the effects of the device package, printed circuit board, connectors and backplane. The results of these simulations, when added to the internal delay, will provide the actual value of $t_{D(1)}$ for a given system. TranSwitch is able to support simulations by providing up-to-date models of the GTL+ transceiver used within the ASPEN device.

Please contact the TranSwitch Applications Engineering Department for additional information, a list of proven high speed simulation consultants, and support.

HSpice is a registered trademark of Meta-Software, Inc.

www.DataSheet4U.com

DataShe


TXC-05810-MB

Ed. 3, June 2001

DataSheet4U.com




Figure 57. Timing of CellBus Frame Position



Note: The timing shown applies to the signals of both CellBus A and CellBus B, identified by A or B appended to all of the signal names shown in this Figure.

Figure 58. Timing Relationship Between PCLK and EPC Clocks



Parameter	Symbol	Min	Тур	Max	Unit
PCLK cycle time	t _{CYCIN}	20.8			ns
PCLK duty cycle, t _{PWH} /t _{CYCIN}		25		75	%
EPC cycle time	t _{CYCOUT}	t _{CYCIN(PCLK)} x 0.5			ns
PCLK_BP cycle time	t _{CYCIN(2)}	10.4			ns
PCLK_BP duty cycle, t _{PWH(2)} /t _{CYCIN(2)}		48		52	%


www.DataSheet4U.com DataSheet4U.com

DataShe

et4U.com

ASPEN TXC-05810

Figure 59. Timing Relationship Between SRCLKI and SRCLKO Clocks



Parameter	Symbol	Min	Тур	Max	Unit
SRCLKI Cycle Time	t _{CYCIN}	10			ns
SRCLKI duty cycle, t _{PWH} /t _{CYCIN}		45		55	%
SRCLKO Cycle Time	t _{CYCOUT(1)}	t _{CYCIN(SRCLKI)}			ns
SRCLKO [↑] delay from SRCLKI [↑]	t _D	2.7		4.4	ns

Note:

et4U.com

DataSheet4U.com

The ASPEN device SSRAM SRCLKO output clock to data out time delay ($t_{D(1)}$ - $t_{D(6)}$ in Figures 60 and 61) has two components, internal delay and pad driver delay. The internal delay consists of the delay from the SRCLKI input, through the pad receiver, internal ASPEN device circuitry and into the (internal) input lead of the pad driver. This internal delay is dependent solely on temperature, voltage and process variation and it has the minimum and maximum values, respectively, that are shown below for each signal:

Symbol	Min	Max	Unit
SRCLKO	1.2	1.9	ns
SADSC0 or SADSC1	4.2	7.2	ns
SA(0-20)	3.8	10.3	ns
SD(0-63)	3.4	8.3	ns
SOE	3.8	6.9	ns
SADV0 or SADV1	4.1	7.6	ns
SWEL or SWEH	3.8	7.4	ns
SCE, SCE2, SCE, SCE2	3.6	8.3	ns

The pad driver delay includes the effects of the (internal) pad driver and all external loading. Based upon output loading for each system design, the pad driver delay should be calculated and the values combined to the internal delay values to determine system performance. The SSRAM timing shown in Figures 59, 60, and 61 applies when there is a 37pF load to ground on outputs SA(0-20), SRCLKO, SADSCO, SADSCO, SCE2, SCE2, SCE2, SCE2, SCE2, SCE3, S

www.DataSheet4U.com

DataShe


et4U.com

ASPEN TXC-05810

DATA SHEET



Figure 60. Timing of SSRAM Read Cycle



Parameter	Symbol	Min	Тур	Max	Unit
SRCLKO cycle time	t _{CYC}	10			ns
SRCLKO duty cycle	t _{PWH} /t _{CYC}	38		62	%
SADSC0, SADSC1 delay from SRCLKO↑	t _{D(2)}	1.0		6.2	ns
SA(0-20) delay from SRCLKO↑	t _{D(3)}	1.0		9.2	ns
SCE, SCE2 delay from SRCLKO↑	t _{D(4)}	1.0		7.3	ns
SCE, SCE2 delay from SRCLKO↑	t _{D(4)}	1.0		7.3	ns
SADV0, SADV1 delay from SRCLKO↑	t _{D(5)}	1.0		6.6	ns
SOE delay from SRCLKO↑	t _{D(6)}	1.0		5.9	ns
SD(0-63) setup time to SRCLKO↑	t _{SU(1)}	2.8			ns
SD(0-63) hold time after SRCLKO↑	t _{H(1)}	0.0			ns

DataSheet4U.com www.DataSheet4U.com

DataShe


Ed. 3, June 2001

SADV0, SADV1 delay from SRCLKO↑

DATA SHEET

ASPEN TXC-05810

Figure 61. Timing of SSRAM Write Cycle



Parameter	Symbol	Min	Тур	Max	Unit
SD(0-63) delay from SRCLKO↑	t _{D(1)}	1.0		7.2	ns
SADSC0, SADSC1 delay from SRCLKO↑	t _{D(2)}	1.0		6.2	ns
SA(0-20) delay from SRCLKO↑	t _{D(3)}	1.0		9.2	ns
SWEL, SWEH delay from SRCLKO↑	t _{D(4)}	1.0		6.4	ns

 $t_{D(5)}$

1.0

et4U.com

www.DataSheet4U.com

DataShe

ns


6.6

DataSheet4U.com

DATA SHEET



Figure 62. Timing of Messaging Read Cycle for Non-Status Location




et4U.com

Parameter	Symbol	Min	Тур	Max	Unit
HA(0-12) to HD(0-15) valid	t _{HAA}).com		45	ns
HCS to HD(0-15) valid	t _{HCSA}			45	ns
HOE to HD(0-15) valid	t _{HOEA}			30	ns
HD(0-15) hold time after HA(0-12) change	t _{HDH}	0.0			ns

DataShe

ASPEN TXC-05810

Figure 63. Timing of Messaging Write Cycle for Non-Status Location



et4U.com


Parameter	Symbol	Min	Тур	Max	Unit
HA(0-12), HCS to HWE↓	t _{HAS} ta	Sheet4U.co o n			ns
HWE pulse width	t _{HWEP}	40			ns
HD(0-15) valid to HWE↑	t _{HDW}	30			ns
HD(0-15) hold time after HWE↑	t _{HDH}	(t _{CYCIN(PCLK)} x 0.5)			ns
HA(0-12), HCS hold time after HWE↑	t _{HAH}	(t _{CYCIN(PCLK)} x 0.5)			ns
HOE↑ to HD(0-15) valid	t _{HDD}	(t _{CYCIN(PCLK)} x 0.5) - 1			ns

DataShe

DATA SHEET



Figure 64. Timing of Read Cycle for Status Location



et4U.com


Parameter	Symbol	Min	Тур	Max	Unit
HA(0-12) to HD valid	t _{HAA}	et4U.cor	П	45	ns
HCS to HD(0-15) valid	t _{HCSA}			45	ns
HOE to HD(0-15) valid	t _{HOEA}			30	ns
HD(0-15) Hold Time after HA change	t _{HDH}	0.0			ns
HBUSY disable to HD(0-15) valid	t _{BDHD}			t _{CYCIN(PCLK)} x 3	ns

DataShe

DATA SHEET

ASPEN TXC-05810

Figure 65. Timing of Serial Line Control Interface



et4U.com


Parameter	Symbol	Min	Тур	Max	Unit
LCK clock cycle time	t _{CYC}	t _{CYCIN(PCLK)} x 2	_	t _{CYCIN(PCLK)} x 4	ns
LCK duty cycle	t _{PWH} /t _{CYC}	et4U.com		60	%
LADDn active delay after LCK↓	t _{D(1)}	t _{CYC}			ns
LDO valid delay after LCK↓	t _{D(2)}			4.0	ns
LDI high-Z delay after LADDn inactive	t _{D(3)}			tcyc	ns
LDI setup time before LCK↑	t _{SU}	10.0			ns
LDI hold time after LCK↑	t _{H(2)}	0.0			ns
LADDn hold time after LCK↑	t _{H(1)}	t _{CYC}			ns
LADDn inactive pulse width	t _{PW}	t _{CYC}			ns

DataShe

DATA SHEET



Figure 66. Timing of Serial EEPROM Interface



et4U.com


Parameter	Symbol	Min	Тур	Max	Unit
SCK cycle time	t _{CYC}	t _{CYCIN(PCLK)} x 33			ns
SCK duty cycle	t _{PWH} /t _{CYC}	45		55	%
SCS active delay after SCK↓	t _{D(1)}	1.0		5.0	ns
SDIO valid delay after SCK↓	t _{D(2)}	1.0		5.0	ns
SDIO setup time before SCK↑	t _{SU(1)}	10.0			ns
SDIO hold time after SCK↑	t _{H(1)}	10.0			ns

DataShe

DATA SHEET

ASPEN TXC-05810

Figure 67. Boundary Scan Timing Diagram



et4U.com


DataShe

Parameter	Symbol 14U	.com Min	Max	Unit
TCK clock cycle time	t _{CYC}	50		ns
TCK clock duty cycle	t _{PWH} /t _{CYC}	40	60	%
TMS setup time before TCK↑	t _{SU(1)}	7.0		ns
TMS hold time after TCK↑	t _{H(1)}	0.0		ns
TDI setup time before TCK↑	t _{SU(2)}	4.0		ns
TDI hold time after TCK↑	t _{H(2)}	0.0		ns
TDO delay after TCK↓	t _D		14.0	ns

DATA SHEET



Figure 68. History Buffer Interface Timing



et4U.com

Parameter	Symbol	Min	Тур	Max	Unit
EPC clock cycle time	t _{CYC}	t _{CYCIN(PCLK)} x 0.5			ns
EPC clock duty cycle	t _{PWH} /t _{CYC}	40		60	%
EPE delay after EPC↑	t _{D(1)}	1.0		6.0	ns
EPD(0-3) delay after EPC↑	t _{D(2)}	1.0		6.0	ns
IPRT(0-2) delay after EPC↑	t _{D(3)}	1.0		6.0	ns
OPRT(0-2) delay after EPC↑	t _{D(4)}	0.9		6.0	ns
RPRT(0-2), BRK delay after EPC↑	t _{D(5)}	1.0		6.0	ns

Note: Load on outputs EPC, EPE, EPD(0-3), IPRT(0-2), OPRT(0-2), RPRT(0-2), BRK is 15pF for the above timing.


www.DataSheet4U.com DataSheet4U.com

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Figure 69. Timing of General Purpose Outputs



Symbol Unit **Parameter** Min Тур Max IP(0-1) delay after EPC rise 1.0 7.0 ns $t_{D(1)}$ OP(0-1) delay after EPC rise 7.0 1.0 ns $t_{D(2)}$ DataSheet41 1.0 RP(0), ASPEN_BOOTED delay after 7.0 ns EPC rise

DataShe


Note: Load on outputs EPC, IP(0-1), OP(0-1), RP(0), ASPEN_BOOTED is 15pF for the above timing.

et4U.com

DATA SHEET



Figure 70. Timing Relationship of $\overline{\text{RESET}}$ and $\overline{\text{FWRST}}$



Parameter	Symbol	Min	Тур	Max	Unit
FWRST↑ delay after RESET↑	t _{RF}	t _{CYCIN(PCLK)} x 5		t _{CYCIN(PCLK)} x 1000	ns
RESET pulse width	t _{PWLR}	t _{CYCIN(PCLK)} x 10			ns

et4U.com

DataShe

DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

MESSAGING FORMATS

The ASPEN device provides a messaging interface for communication with a host processor, rather than using a direct address/data/control interface to its internal memory for control input and status output. This is supported through an external asynchronous dual port static RAM (DPSRAM) mapped as six unidirectional mailboxes, three for host-to-ASPEN messages and three for ASPEN-to-host messages. The last two bytes of the DPSRAM contain control registers to facilitate the handshaking required for bidirectional message exchange.

Writing and reading to/from control registers located in the internal memory space of the ASPEN device requires the use of a "Control Register Write" request message and a "Control Register Read" request message (see Figures 71 and 72 for the formats of these messages). The write or read requests are written by the

Figure 71. Control Register WRITE Message Format

Word	Byte	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
No.	No.	7	6	5	4	3	2	1	0
0	3		OPCODE=00100 0=Write 1						
	2	0							
	1		SRC = 01100 (host) DEST(4-2) See Note 1						ote 1
	0	DEST(1-0	DEST(1-0)See Note 1 0 0 0 0 0						0
1	3				00H				
	2				00H				
	1				00H				
	0				00H				
2	3				00H (fut	ure use, CBI	RH)		
	2			DataShe	•	ure use, CBI	•		
	1				,	ure use, TRI	•		
	0					ure use, TRI			
3	3				,		der) See Note 2		
	2				•		der) See Note 2		
	1				,		der) See Note 2		
	0						ler) See Note 2		
4	3				00H (fut				
	2				00H (fut	,			
	1				_	e ID=03H			
	0				Messag	e Sub ID=01			
5	3	0	1	PP		Page# (3-1)	0	0
	2	Write = 1	Page# (0)	0	0	0	0	0	0
	1		Re	gister Addre	ess		0	0	0
	0	0	0	0	0	0	0	0	0
6	3					•	ter write - MSB		
	2					lue for regis			
	1					lue for regis			
	0					_	ter write - LSB		
7	3				Register	value - MSE	3		
	2				Register				
	1				Register				
	0				Register	value - LSB			

Notes:

DataShe

et4U.com

^{1.} Five-bit DEST(4-0) field indicates the related RISC processor: 00001=IP, 00101=OP, 01001=RP.

^{2.} Cell Header of FFFFFF0H represents an ASPEN device control plane cell for ASPEN device management DataSheet4U.com

DATA SHEET



host into one of the three ASPEN device input mailboxes based on the functional domain within the ASPEN device to which the message is related. This Data Sheet defines these control registers for each functional domain within the ASPEN device. The three domains are (IP) covering the UTOPIA Inlet Processor, (OP) covering the UTOPIA Outlet Processor, and (RP) covering the *CellBus* interface Rate Processor.

The word size of the both the request messages and the ASPEN device control registers is 32 bits. The Length field in word 0, byte 2 of each message applies only to the number of words in the message payload and does not cover the "control words" in word 0 and word 1.

Figure 72. Control Register READ Message Format

Word No.	Byte No.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit	
		1	_			3		-	1	
0	3		OPCODE=00100							
	2	0	0 0 0 LENGTH = 5H							
	1			C = 01100 (h				ST(4-2) See N	ote 1 0	
	0	DEST(1-0)	DEST(1-0)See Note 1 0 0 0 0							
1	3				00H					
	2				00H					
	1				00H					
	0				00H					
2	3				00H (fut	ure use CBF	RH)			
	2				00H (fut	ure use CBF	RH)			
	1				00H (TR	RH)				
	0				00H (TR	RH)				
3	3			Data	ShEEH (A)	TM Cell Head	der) See Note 2	2		
	2					ΓM Cell Head	der) See Note 2	2		
	1				FFH (A	ΓM Cell Head	der) See Note 2	2		
	0				F0H (A1	TM Cell Head	der) See Note 2	2		
4	3				00H (fut	ure use)				
	2				00H (fut	ure use)				
	1				Messag	e ID=03H				
	0				Messag	e Sub ID=02	:H			
5	3	0	1	PP		Page# (3-	1)	0	0	
	2	Read = 0	Page# (0)	0	0	0	0	0	0	
	1		Re	gister Addre	ess	ı	0	0	0	
	0	0	0	0	0	0	0	0	0	
6	3				Register	r value - MSI	В	I	I.	
	2				Register	r value				
	1				Register		re	turn message	only	
	0				Register	r value - LSE	3			

Notes:

et4U.com

- 1. Five-bit DEST(4-0) field indicates the related RISC processor: 00001=IP, 00101=OP, 01001=RP.
- 2. Cell Header of FFFFFF0H represents an ASPEN device control plane cell for ASPEN device management.

Response messages for register reads will have the same format as the read request message and will be returned in one of the ASPEN-to-host mailboxes. Values to be written to a control register may be masked (in word 6 of the write message) so that only the specified bits are written to the register (a zero masks the corresponding bit position from being updated, while a one enables updating).

DataSheet4U.com www.DataSheet4U.com

DataShe

Ed. 3, June 2001



DATA SHEET

ASPEN TXC-05810

CONTROL REGISTER FORMATS

The functions of the ASPEN device control register memory locations related to the Inlet Processor (IP), Outlet Processor (OP) and Rate Processor (RP) are described in separate sections below. Each ASPEN device control register is identified by a hexadecimal address structure expressed as 'PP/Page#/Register Address'. These three fields are defined in the first column of each control register description.

In the following sections, the functions of a group of related control register words are first indicated in a 'map' table that shows four byte rows and eight bit columns for each 32-bit word, so that each bit can be identified by a description or Symbol name in the 32 cells shown for the word. The four bytes of a word are numbered from 3 (MSB, bits 31-24, listed first) to 0 (LSB, bits 7-0, listed last). After the map table, a 'description' table provides a description of the function of each bit, presented in the same order as in the map table. Reserved bytes and bits are not included in the 'description' tables. Reserved fields should not be written to by the host processor. An appropriate mask value should be used in control register write messages to avoid writing Reserved fields.

INLET PROCESSOR (IP)-RELATED PARAMETERS

IP Register Map No. 1

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
1/D/0	R/W			<u>'</u>	<u> </u>	<u> </u>	<u>'</u>	<u> </u>		Dat
	R/W				RESE	RVED				
	R/W			DataSheet4	U.com					
	R/W								ITACTLD	
1/D/1	R/W								!	
	R/W				RESE	RVED				
	R/W									
	R/W								FLIF	
1/D/2	R/W								I	
	R/W				RESE	RVED				
	R/W									
	R/W	1	ARCN(2-0)							
1/D/3	R/W				COQID	(15-8)	l .			
	R/W				COQII	0(7-0)				
	R/W	C0PCSDN	C0CLDIS	C0ENDST		(CODEST(4-0))		
	R/W			COIRE	H(5-0)			C0SC4	C0C/T	
1/D/4	R/W				C1QID	(15-8)		1	<u> </u>	
	R/W				C1QII	0(7-0)				
	R/W	C1PCSDN	C1CLDIS	C1ENDST		(C1DEST(4-0))		
	R/W		C1IRH(5-0) C1SC4 C1C/T						C1C/T	
1/D/5	R/W				C2QID	(15-8)		I		
	R/W		C2QID(7-0)							
	R/W	C2PCSDN	C2CLDIS	C2ENDST			C2DEST(4-0))		
	R/W			C2IRF	H(5-0)		·	C2SC4	C2C/T	

et4U.com

et4U.com

ASPEN TXC-05810

DATA SHEET



PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1/D/6	R/W		C3QID(15-8)						
	R/W		C3QID(7-0)						
	R/W	C3PCSDN	C3CLDIS	C3ENDST		(C3DEST(4-0))	
	R/W			C3IRH	I(5-0)			C3SC4	C3C/T
1/D/7	R/W				C4QID	(15-8)			
	R/W				C4QIE	0(7-0)			
	R/W	RESERVED	C4CLDIS	C4ENDST		(C4DEST(4-0))	
	R/W			C4IRH	l(5-0)			C4SC4	C4C/T
1/D/8	R/W		GFC	(3-0)			VPI	(7-4)	
	R/W		VPI	(3-0)			VCI(1	15-12)	
	R/W				VCI(1	1-4)			
	R/W		VCI(3-0) RESERVED						
1/D/9	R/W	TR	VP/VC						
	R/W			_					
	R/W				RESE	RVED			
	R/W								
1/D/A	R/W								
	R/W			DataShe	et4URESE	RVED			
	R/W								
	R/W							ASHIF	T(1-0)
1/D/B	R/W								
	R/W				Dacidual M	lord (21.0)			
	R/W				Residual W	ora (31-0)			
	R/W								
1/D/C	R/W								
	R/W				RESE	RVED			
	R/W		NEGENVED						
	R/W						IA	BN(1-0)
1/D/D	R/W							·	
	R/W				RESE	RVED			
	R/W								
	R/W								RSTPKTIDX

IP Bit Descriptions No. 1

Address:Byte	Bit	Symbol	Description
1/D/0:0	0	ITACTLD	Automatic Connection Table Lookup Disable: When set to 1, this bit disables the hardware mechanism for automatically requesting a connection table lookup when the ATM cell header is written into the ingress rate decoupling buffer.

DataSheet4U.com www.DataSheet4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
1/D/1:0	0	FLIF	Flush Ingress FIFO: When set to 1, this bit flushes the ingress rate decoupling FIFO. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/2:0	2-1	ARCN(2-0)	Alternate Read Cell Number: These bits are used to indirectly address ingress rate decoupling FIFO and IP control registers 1/C/1-1/C/7. When set to a value '000' => '100', allows the rate decoupling FIFO's addresses 0-15 to be used to indicate address space ARCN*16 +0 => ARCN*16+15. These bits are for internal TranSwitch use only.
1/D/3:3 1/D/3:2	7-0 7-0	C0QID(15-8) C0QID(7-0)	Cell 0 Queue Identifier: 16-bit queue identification field used by the DMA to properly store the cell. These bits are for internal TranSwitch use only.
1/D/3:1	7	COPCSDN	Cell 0 Processing Done: Setting this bit to 1 initiates the data controller to transfer Cell 0 from the Data Buffer to its destination specified by CoQID The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/3:1	O	COCLDIS	Cell 0 Discard: Setting this bit to 1 initiates the data controller to discard the cell stored in this location. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/3:1	5	C0ENDST	Cell 0 Enable Alternate Destination: When this bit is set to 0, transfer destination is DMA controller for queuing. When set to 1 destination is specified by C0DEST. This bit is for internal TranSwitch use only.
1/D/3:1	4-0	C0DEST(4-0)	Cell 0 Destination: 5-bit destination value. These bits are for internal TranSwitch use only.
1/D/3:0	7-2	C0IRH(5-0)	Cell 0 Internal Routing Header: 6-bit internal bus routing field used in internal transfers. These bits are for internal TranSwitch use only.
1/D/3:0	1	C0SC4	Cell 0 Send Cell location 4: When set to 1, the processorgenerated cell in cell location 4 is queued immediately after this cell. This bit is for internal TranSwitch use only.
1/D/3:0	0	C0C/T	Cell 0 CellBus Egress of Terminal Egress Queue Space: When set to 1, the cell will be enqueued in Terminal Egress (outlet) queue space. Default is 0, i.e., the cell being enqueued to CellBus Egress (inlet) queue space. This bit is for internal TranSwitch use only.
1/D/4:3 1/D/4:2	7-0 7-0	C1QID(15-8) C1QID(7-0)	Cell 1 Queue Identifier: 16-bit queue identification field used by the DMA to properly store the cell. These bits are for internal TranSwitch use only.

et4U.com

DataShe

DATA SHEET



Address:Byte	Bit	Symbol	Description
1/D/4:1	7	C1PCSDN	Cell 1 Processing Done: Setting this bit to 1 initiates the data controller to transfer Cell 1 from the Data Buffer to its destination specified by C1QID. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/4:1	6	C1CLDIS	Cell 1 Discard: Setting this bit to 1 initiates the data controller to discard the cell stored in this location. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/4:1	5	C1ENDST	Cell 1 Enable Alternate Destination: When this bit is set to 0, transfer destination is DMA controller for queuing. When set to 1 destination is specified by C1DEST. This bit is for internal TranSwitch use only.
1/D/4:1	4-0	C1DEST(4-0)	Cell 1 Destination: 5-bit destination value. These bits are for internal TranSwitch use only.
1/D/4:0	7-2	C1IRH(5-0)	Cell 1 Internal Routing Header: 6-bit internal bus routing field used in internal transfers. These bits are for internal TranSwitch use only.
1/D/4:0	1	C1SC4	Cell 1 Send Cell location 4: When set to 1, the processor- generated cell in cell location 4 is queued immediately after this cell. This bit is for internal TranSwitch use only.
1/D/4:0	0	C1C/T	Cell 1 CellBus Egress of Terminal Egress Queue Space: When set to 1, the cell will be enqueued in Terminal Egress (outlet) queue space. Default is 0, i.e., the cell being enqueued to CellBus Egress (inlet) queue space. This bit is for internal TranSwitch use only.
1/D/5:3 1/D/5:2	7-0 7-0	C2QID(15-8) C2QID(7-0)	Cell 2 Queue Identifier: 16-bit queue identification field used by the DMA to properly store the cell. These bits are for internal TranSwitch use only.
1/D/5:1	7	C2PCSDN	Cell 2 Processing Done: Setting this bit to 1 initiates the data controller to transfer Cell 2 from the Data Buffer to its destination specified by C2QID. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/5:1	6	C2CLDIS	Cell 2 Discard: Setting this bit to 1 initiates the data controller to discard the cell stored in this location. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/5:1	5	C2ENDST	Cell 2 Enable Alternate Destination: When this bit is set to 0, transfer destination is DMA controller for queuing. When set to 1 destination is specified by C2DEST. This bit is for internal TranSwitch use only.
1/D/5:1	4-0	C2DEST(4-0)	Cell 2 Destination: 5-bit destination value. These bits are for internal TranSwitch use only.

et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
1/D/5:0	7-2	C2IRH(5-0)	Cell 2 Internal Routing Header: 6-bit internal bus routing field used in internal transfers. These bits are for internal TranSwitch use only.
1/D/5:0	1	C2SC4	Cell 2 Send Cell location 4: When set to 1, processor generated cell in cell location 4 is queued immediately after this cell. This bit is for internal TranSwitch use only.
1/D/5:0	0	C2C/T	Cell 2 CellBus Egress of Terminal Egress Queue Space: When set to 1, the cell will be enqueued in Terminal Egress (outlet) queue space. Default is 0, i.e. the cell being enqueued to CellBus Egress (inlet) queue space. This bit is for internal TranSwitch use only.
1/D/6:3 1/D/6:2	7-0 7-0	C3QID(15-8) C3QID(7-0)	Cell 3 Queue Identifier: 16-bit queue identification field used by the DMA to properly store the cell. These bits are for internal TranSwitch use only.
1/D/6:1	7	C3PCSDN	Cell 3 Processing Done: Setting this bit to 1 initiates the data controller to transfer Cell 3 from the Data Buffer to its destination specified by C3QID. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/5:1	6	C3CLDIS	Cell 3 Discard: Setting this bit to 1 initiates the data controller to discard the cell stored in this location. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/6:1	5	C3ENDST	Cell 3 Enable Alternate Destination: When this bit is set to 0, transfer destination is DMA controller for queuing. When set to 1 destination is specified by C3DEST. This bit is for internal TranSwitch use only.
1/D/6:1	4-0	C3DEST(4-0)	Cell 3 Destination: 5-bit destination value. These bits are for internal TranSwitch use only.
1/D/6:0	7-2	C3IRH(5-0)	Cell 3 Internal Routing Header: 6-bit internal bus routing field used in internal transfers. These bits are for internal TranSwitch use only.
1/D/6:0	1	C3SC4	Cell 3 Send Cell location 4: When set to 1, the processor- generated cell in cell location 4 is queued immediately after this cell. This bit is for internal TranSwitch use only.
1/D/6:0	0	C3C/T	Cell 3 CellBus Egress of Terminal Egress Queue Space: When set to 1, the cell will be enqueued in Terminal Egress (outlet) queue space. Default is 0, i.e., the cell being enqueued to CellBus Egress (inlet) queue space. This bit is for internal TranSwitch use only.
1/D/7:3 1/D/7:2	7-0 7-0	C4QID(15-8) C4QID(7-0)	Cell 4 Queue Identifier: 16-bit queue identification field used by the DMA to properly store the cell. These bits are for internal TranSwitch use only.

et4U.com

DataShe

DATA SHEET



Address:Byte	Bit	Symbol	Description
1/D/7:1	6	C4CLDIS	Cell 4 Discard: Setting this bit to 1 initiates the data controller to discard the cell stored in this location. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/7:1	5	C4ENDST	Cell 4 Enable Alternate Destination: When this bit is set to 0, transfer destination is DMA controller for queuing. When set to 1 destination is specified by C4DEST. This bit is for internal TranSwitch use only.
1/D/7:1	4-0	C4DEST(4-0)	Cell 4 Destination: 5-bit destination value. These bits are for internal TranSwitch use only.
1/D/7:0	7-2	C4IRH(5-0)	Cell 4 Internal Routing Header: 6-bit internal bus routing field used in internal transfers. These bits are for internal TranSwitch use only.
1/D/7:0	1	C4SC4	Cell 4 Send Cell location 4: When set to 1, the processorgenerated cell in cell location 4 is queued immediately after this cell. This bit is for internal TranSwitch use only.
1/D/7:0	0	C4C/T	Cell 4 CellBus Egress of Terminal Egress Queue Space: When set to 1, the cell will be enqueued in Terminal Egress (outlet) queue space. Default is 0, i.e., the cell being enqueued to CellBus Egress (inlet) queue space. This bit is for internal TranSwitch use only.
1/D/8:3	7-4	GFC(3-0)	Used in header translation function to replace GFC field in the outgoing cell. Used in conjunction with VP/VC, TR, and COP3 control bit UNI. When UNI is 0, TR is 1, and VP/VC is 0, then GFC replaces the GFC of the cell which has completed processing. Note: CnPCSDN (n=3-0) must be set to 1 after this field, TR, and VP/VC are written. These bits are for internal TranSwitch use only.
1/D/8:3 1/D/8:2	3-0 7-4	VPI(7-4) VPI(3-0)	Used in header translation function to replace VPI field in the outgoing cell. Used in conjunction with VP/VC, and TR. When TR is 1, and VP/VC is 0, then VPI replaces the VPI of the cell which has completed processing. Note: CnPCSDN (n=3-0) must be set to 1 after this field, TR, and VP/VC is written. These bits are for internal TranSwitch use only.
1/D/8:2 1/D/8:1 1/D/8:0	3-0 7-0 7-4	VCI(15-12) VCI(11-4) VCI(3-0)	Used in Header translation function to replace VCI field in the outgoing cell. Used in conjunction with VP/VC, and TR. When TR is 1, and VP/VC is 1, then VCI replaces the VCI of the cell which has completed processing. Note: CnPCSDN (n=3-0) must be set to 1 after this field, TR, and VP/VC is written. These bits are for internal TranSwitch use only.
1/D/9:3	7	TR	Translate: When this bit is set to 1, this indicates that a translation function should be performed before the cell currently being processed is enqueued. Used in conjunction with VP/VC. This bit is reset to 0 after the operation is completed. This bit is for internal TranSwitch use only.

et4U.com

DataShe

et4U.com

TRANSWITCH'

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
1/D/9:3	6	VP/VC	Virtual Path/Virtual Connection: When this bit is set to 1, this indicates that a virtual connection translation is to be done before the cell currently being processed is enqueued. When set to 0, this indicates that a virtual path translation is to be done before the cell currently being processed is enqueued. Used in conjunction with VP/VC. This bit is for internal TranSwitch use only.
1/D/A:0	1-0	ASHIFT(1-0)	Alignment Shift: Number of octets to right shift residual with top word of ingress rate decoupling FIFO. These bits are for internal TranSwitch use only.
		Residual Word	These bits are for internal TranSwitch use only.
1/D/B:3	7-0	(31-24)	·
1/D/B:2	7-0	(23-16)	
1/D/B:1	7-0	(15-8)	
1/D/B:0	7-0	(7-0)	
1/D/C:0	2	IA	Initiate Alignment: Align the residual amount with top of ingress rate decoupling FIFO to create an octet aligned word. This bit is for internal TranSwitch use only.
1/D/C:0	1-0	BN(1-0)	Bytes Needed for Packet Processing: Used only when a final result needs less than a full word, i.e., a three-octet packet. These bits are for internal TranSwitch use only.
1/D/D:0	0	RSTPKTIDX	Reset Index to Packet Information FIFO: Set to 1 to reset, set to 0 to release. This bit is for internal TranSwitch use only.

DataShe

IP Register Map No. 2

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
1/C/0	R/W	N)	NXT CELL (2-0) CL CNT (2-0) CTSS							
	R/W								_	
	R/W				RESE	RVED				
	R/W									
1/C/1	R/W				C0 BIP-1	6 (15-8)				
	R/W				C0 BIP-	16 (7-0)				
	R/W	C0 UDF2 (7-0)								
	R/W				C0 UDF	1 (7-0)				
1/C/2	R/W		C0 PII	O (3-0)		C	0 TYPE (2-0	0)	C0 CRCE	
	R/W	C0 INF	(1-0)		(0 PSC (4-0)		C0 PERR	
	R/W	C0 SHPC								
	R/W				RESE	RVED				
1/C/3	R/W				C1 BIP-1	6 (15-8)				
	R/W				C1 BIP-	16 (7-0)				
	R/W				C1 UDF	2 (7-0)				
	R/W				C1 UDF	1 (7-0)				

DataSheet4U.com www.DataSheet4U.com

TXC-05810-MB Ed. 3, June 2001 et4U.com

ASPEN TXC-05810

DATA SHEET



PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
1/C/4	R/W		C1 PII	O (3-0)	<u>'</u>	C	1 TYPE (2-0	0)	C1 CRCE	
	R/W	C1 INF	(1-0)		(C1 PSC (4-0)		C1 PERR	
	R/W	C1 SHPC		•					II.	
	R/W				RESE	RVED				
1/C/5	R/W				C2 BIP-1	6 (15-8)				
	R/W	C2 BIP-16 (7-0)								
	R/W				C2 UDF	⁻ 2 (7-0)				
	R/W				C2 UDF	·1 (7-0)				
1/C/6	R/W		C2 PII	O (3-0)		С	2 TYPE (2-0	D)	C2 CRCE	
	R/W	C2 INF	(1-0)		(C2 PSC (4-0)		C2 PERR	
	R/W	C2 SHPC	C2 SHPC							
	R/W				RESE	RVED				
1/C/7	R/W				C3 BIP-1	6 (15-8)				
	R/W	C3 BIP-16 (7-0)								
	R/W				C3 UDF	2 (7-0)				
	R/W				C3 UDF	1 (7-0)				
1/C/8	R/W		C3 PII	O (3-0)			3 TYPE (2-0	0)	C3 CRCE	
	R/W	C3 INF	(1-0)	DataSheet4U.comC3 PSC (4-0)					C3 PERR	
	R/W	C3 SHPC								
	R/W				RESE	RVED				
1/C/9	R/W									
	R/W				OA(3	21_O\				
	R/W				OA(C	01-0)				
	R/W									
1/C/A	R/W				RESE	R\/FD				
	R/W				NESE	IV LD				
	R/W								PSIT2	
	R/W	PSIT	PSIT(1-0) PSL(5-0)							

IP Bit Descriptions No. 2

Address:Byte	Bit	Symbol	Description
1/C/0:3	7-5	NXT CELL (2-0)	3-bit Field indicating location of next cell to be processed by Inlet Processor:
			000 - Cell 0 001 - Cell 1 010 - Cell 2 011 - Cell 3 111 - No cells in Buffer These bits are for internal TranSwitch use only.

DataSheet4U.com www.DataSheet4U.com

DataShe

TRANSWITCH° DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description			
1/C/0:3	4-2	CL CNT (2-0)	Cell Count: 3-bit counter (range 0-4) indicates number cells in rate decoupling FIFO. These bits are for internal TranSwitch use only.			
1/C/0:3	1	CTSS	Connection Table Search Status: 1-bit 0 - Connection Table not available in CT scratchpad 1 - Connection Table available in CT scratchpad			
1/0/10	7.0	00 DID 40 (45 0)	This bit is for internal TranSwitch use only.			
1/C/1:3 1/C/1:2	7-0 7-0	C0 BIP-16 (15-8) C0 BIP-16 (7-0)	Cell 0 Even Parity BIP-16 over cell payload: These bits are for internal TranSwitch use only.			
1/C/1:1	7-0	C0 UDF2 (7-0)	Cell 0 User Defined Field 2: Available only in Cell Mode using 16-bit wide interface. These bits are for internal TranSwitch use only.			
1/C/1:0	7-0	C0 UDF1 (7-0)	Cell 0 User Defined Field 1: Available only in Cell Mode, commonly referred as HEC field. These bits are for internal TranSwitch use only.			
1/C/2:3	7-4	C0 PID (3-0)	Cell 0 PHYID: Indicates which PHY layer device sent this cell. Field valid only in Multi-PHY ATM-layer emulation mode for both packets and cells. These bits are for internal TranSwitch use only.			
1/C/2:3	3-1	C0 TYPE (2-0)	3-bit Field indicating type of cell residing in this location:			
			000 - Empty 001 - User Cell 010 - OAM Cell F4 Segment (VCI = 3) 011 - OAM Cell F4 End-to-End (VCI = 4) 100 - OAM Cell F5 Segment (PTI = 4) 101 - OAM Cell End-to-End (PTI = 5) 110 - OAM Cell Other (VCI <= 31, but not equal to 3 or 4 and PTI not equal to 4 or 5) 111 - Boot Cell (GFC =F, VPI = FF, VCI = FFFF in NNI mode and GFC ignored in UNI mode) These bits are for internal TranSwitch use only.			
1/C/2:3	0	C0 CRCE	Cell 0 CRC-10 Error: Indicates that the CRC-10 calculated across the payload of the ATM cell is incorrect. Information valid only for ATM OAM cells. This bit is for internal TranSwitch use only.			
1/C/2:2	7-6	C0 INF (1-0)	Cell 0 Information: 00 - User Cell 01 - Reserved 10 - End of Message (AAL5), PTI=1 or 3 11 - Reserved These bits are for internal TranSwitch use only.			
1/C/2:2	5-1	C0 PSC (4-0)	Cell 0 Packet Segment Count: Number of Packet Segments inside Frame Chunk. Used in conjunction with PSIT, PSL, PSI. These bits are for internal TranSwitch use only.			
1/C/2:2	0	C0 PERR	Cell 0 Parity Error: Indicates odd parity failure across the UTOPIA 2P interface. This bit is for internal TranSwitch use only.			

et4U.com

DataShe

www.DataSheet4U.com DataSheet4U.com

DATA SHEET



Address:Byte	Bit	Symbol	Description
1/C/2:1	7	C0 SHPC	Cell 0: The current cell has the same header as previous cell. This bit is for internal TranSwitch use only.
1/C/3:3 1/C/3:2	7-0 7-0	C1 BIP-16 (15-8) C1 BIP-16 (7-0)	Cell 1 Even Parity BIP-16 over cell payload: These bits are for internal TranSwitch use only.
1/C/3:1	7-0	C1 UDF2 (7-0)	Cell 1 User Defined Field 2: Available only in Cell Mode using 16-bit wide interface. These bits are for internal TranSwitch use only.
1/C/3:0	7-0	C1 UDF1 (7-0)	Cell 1 User Defined Field 1: Available only in Cell Mode, commonly referred as HEC field. These bits are for internal TranSwitch use only.
1/C/4:3	7-4	C1 PID (3-0)	Cell 1 PHYID: Indicates which PHY layer device sent this cell. Field valid only in Multi-PHY ATM-layer emulation mode for both packets and cells. These bits are for internal TranSwitch use only.
1/C/4:3	3-1	C1 TYPE (2-0)	3-bit Field indicating type of cell residing in this location:
			000 - Empty 001 - User Cell 010 - OAM Cell F4 Segment (VCI = 3) 011 - OAM Cell F4 End-to-End (VCI = 4) 100 - OAM Cell F5 Segment (PTI = 4) 101 - OAM Cell End-to-End (PTI = 5) 110 - OAM Cell Other (VCI <= 31, but not equal to 3 or 4 and Data PTI not equal to 4 or 5) 111 - Boot Cell (GFC =F, VPI = FF, VCI = FFFF in NNI mode and GFC ignored in UNI mode) These bits are for internal TranSwitch use only.
1/C/4:3	0	C1 CRCE	Cell 1 CRC-10 Error: Indicates that the CRC-10 calculated across the payload of the ATM cell is incorrect. Information valid only for ATM OAM cells. This bit is for internal TranSwitch use only.
1/C/4:2	7-6	C1 INF (1-0)	Cell 1 Information:
			00 - User Cell 01 - Reserved 10 - End of Message (AAL5), PTI=1 or 3 11 - Reserved These bits are for internal TranSwitch use only.
1/C/4:2	5-1	C1 PSC (4-0)	Cell 1 Packet Segment Count: Number of Packet Segments inside Frame Chunk. Used in conjunction with PSIT, PSL, PSI. These bits are for internal TranSwitch use only.
1/C/4:2	0	C1 PERR	Cell 1 Parity Error: Indicates odd parity failure across the UTOPIA 2P interface. This bit is for internal TranSwitch use only.
1/C/4:1	7	C1 SHPC	Cell 1: The current cell has the same header as previous cell. This bit is for internal TranSwitch use only.
1/C/5:3	7-0	C2 BIP-16 (15-8)	Cell 2 Even Parity BIP-16 over cell payload: These bits are
1/C/5:2	7-0	C2 BIP-16 (7-0)	for internal TranSwitch use only.

et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
1/C/5:1	7-0	C2 UDF2 (7-0)	Cell 2 User Defined Field 2: Available only in Cell Mode
			using 16-bit wide interface. These bits are for internal TranSwitch use only.
1/C/5:0	7-0	C2 UDF1 (7-0)	Cell 2 User Defined Field 1: Available only in Cell Mode,
			commonly referred as HEC field. These bits are for internal TranSwitch use only.
1/C/6:3	7-4	C2 PID (3-0)	Cell 2 PHYID: Indicates which PHY layer device sent this cell.
			Field valid only in Multi-PHY ATM-layer emulation mode for
			both packets and cells. These bits are for internal TranSwitch use only.
1/C/6:3	3-1	C2 TYPE (2-0)	3-bit Field indicating type of cell residing in this location:
			000 - Empty
			001 - User Cell
			010 - OAM Cell F4 Segment (VCI = 3)
			011 - OAM Cell F4 End-to-End (VCI = 4) 100 - OAM Cell F5 Segment (PTI = 4)
			101 - OAM Cell Find-to-End (PTI = 5)
			110 - OAM Cell Other (VCI <= 31, but not equal to 3 or 4 and
			PTI not equal to 4 or 5)
			111 - Boot Cell (GFC =F, VPI = FF, VCI = FFFF in NNI mode
			and GFC ignored in UNI mode) These bits are for internal TranSwitch use only.
1/C/6:3	0	C2 CRCE	Cell 2 CRC-10 Error: Indicates that the CRC-10 calculated
., 5, 5.5	Ü	0_00_	across the payload of the ATM cell is incorrect. Information
			valid only for ATM OAM cells. This bit is for internal TranSwitch
			use only.
1/C/6:2	7-6	C2 INF (1-0)	Cell 2 Information:
			00 - User Cell 01 - Reserved
			10 - Reserved 10 - End of Message (AAL5), PTI=1 or 3
			11 - Reserved
			These bits are for internal TranSwitch use only.
1/C/6:2	5-1	C2 PSC(4-0)	Cell 2 Packet Segment Count: Number of Packet Segments
			inside Frame Chunk. Used in conjunction with PSIT, PSL, PSI. These bits are for internal TranSwitch use only.
1/C/6:2	0	C2 PERR	Cell 2 Parity Error: Indicates odd parity failure across the
170/0.2	O	OZ I LIKIK	UTOPIA 2P interface. This bit is for internal TranSwitch use
			only.
1/C/6:1	7	C2 SHPC	Cell 2: The current cell has the same header as previous cell.
			This bit is for internal TranSwitch use only.
1/C/7:3	7-0	C3 BIP-16 (15-8)	Cell 3 Even Parity BIP-16 over cell payload: These bits are
1/C/7:2	7-0	C3 BIP-16 (7-0)	for internal TranSwitch use only.
1/C/7:1	7-0	C3 UDF2 (7-0)	Cell 3 User Defined Field 2: Available only in Cell Mode
			using 16-bit wide interface. These bits are for internal TranSwitch use only.
1/C/7:0	7-0	C3 UDF1 (7-0)	Cell 3 User Defined Field 1: Available only in Cell Mode,
	· ·	. ()	commonly referred as HEC field. These bits are for internal
			TranSwitch use only.

et4U.com

www.DataSheet4U.com

DataShe

DataSheet4U.com

DATA SHEET



Address:Byte	Bit	Symbol	Description
1/C/8:3	7-4	C3 PID (3-0)	Cell 3 PHYID : Indicates which PHY layer device sent this cell. Field valid only in Multi-PHY ATM-layer emulation mode for both packets and cells. These bits are for internal TranSwitch use only.
1/C/8:3	3-1	C3 TYPE (2-0)	3-bit Field indicating type of cell residing in this location: 000 - Empty
			 000 - Empty 001 - User Cell 010 - OAM Cell F4 Segment (VCI = 3) 011 - OAM Cell F4 End-to-End (VCI = 4) 100 - OAM Cell F5 Segment (PTI = 4) 101 - OAM Cell End-to-End (PTI = 5) 110 - OAM Cell Other (VCI <= 31, but not equal to 3 or 4 and PTI not equal to 4 or 5) 111 - Boot Cell (GFC =F, VPI = FF, VCI = FFFF in NNI mode and GFC ignored in UNI mode) These bits are for internal TranSwitch use only.
1/C/8:3	0	C3 CRCE	Cell 3 CRC-10 Error: Indicates that the CRC-10 calculated across the payload of the ATM cell is incorrect. Information valid only for ATM OAM cells. This bit is for internal TranSwitch use only.
1/C/8:2	7-6	C3 INF (1-0)	Cell 3 Information:
			00 - User Cell 01 at Reserved .com 10 - End of Message (AAL5), PTI=1 or 3 11 - Reserved These bits are for internal TranSwitch use only.
1/C/8:2	5-1	C3 PSC (4-0)	Cell 3 Packet Segment Count: Number of Packet Segments inside Frame Chunk. Used in conjunction with PSIT, PSL, PSI. These bits are for internal TranSwitch use only.
1/C/8:2	0	C3 PERR	Cell 3 Parity Error: Indicates odd parity failure across the UTOPIA 2P interface. This bit is for internal TranSwitch use only.
1/C/8:1	7	C3 SHPC	Cell 3: The current cell has the same header as previous cell. This bit is for internal TranSwitch use only.
1/C/9:3 1/C/9:2 1/C/9:1 1/C/9:0	7-0 7-0 7-0 7-0	OA(31-24) OA(23-16) OA(15-8) OA(7-0)	Result of Octet Alignment process. These bits are for internal TranSwitch use only.
1/C/A:1 1/C/A:0	0 7-6	PSIT2 PSIT(1-0)	Packet Segment Indicator Type: 3-bit encoding describing what type of segment is contained in the Frame Chunk(s).
			000 - Continuation 001 - Start of Frame 010 - End of Frame 011 - End of Cell 1XX - Abort These bits are for internal TranSwitch use only.
1/C/A:0	5-0	PSL(5-0)	Packet Segment Length: 6-bit length of PBIT segment, this is the byte location with respect to the beginning of the chunk. These bits are for internal TranSwitch use only.

et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

IP Register Map No. 3

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1/9/0	R/W				RESE	RVED			
	R/W	RESE	RVED	С	FGGPO1(2-	0)	С	FGGPO0(2-	0)
	R/W	ENT4I	ENT3I	ENT2I	ENT2I ENT1I T4DIV		V(1-0) ENT4		T3DIV1
	R/W	T3DIV0	ENT3	T2DIV(1-0) ENT2 T1DIV(1-0)					ENT1

IP Bit Descriptions No. 3

Address:Byte	Bit	Symbol	Description
1/9/0:2	5-3	CFGGPO1(2-0)	Configure General Purpose Output 1: These bits 5-3 contain a binary code that controls the signal on Inlet Processor Status output lead IP1, as follows:
		ı	000: Timer 1 rollover: IP1 held high when Timer 1 is all 1s 001: Timer 2 rollover: IP1 held high when Timer 2 is all 1s 010: Timer 3 rollover: IP1 held high when Timer 3 is all 1s 011: Timer 4 rollover: IP1 held high when Timer 4 is all 1s 100: Internal Test Point 0: 101: Internal Test Point 1: 110: IP1 held low 111: IP1 held high
1/9/0:2	2-0	CFGGPO0(2-0)	Configure General Purpose Output 0: These bits 2-0 contain a binary code that controls the signal on Inlet Processor Status output lead IPO, as follows:
			000: Timer 1 rollover: IP0 held high when Timer 1 is all 1s 001: Timer 2 rollover: IP0 held high when Timer 2 is all 1s 010: Timer 3 rollover: IP0 held high when Timer 3 is all 1s 011: Timer 4 rollover: IP0 held high when Timer 4 is all 1s 100: Internal Test Point 0: 101: Internal Test Point 1: 110: IP0 held low 111: IP0 held high
1/9/0:1	7	ENT4I	Enable Timer 4 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 4 is all ones.
1/9/0:1	6	ENT3I	Enable Timer 3 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 3 is all ones.
1/9/0:1	5	ENT2I	Enable Timer 2 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 2 is all ones.
1/9/0:1	4	ENT1I	Enable Timer 1 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 1 is all ones.

et4U.com

DataShe

DATA SHEET



DataShe

Address:Byte	Bit	Symbol	Description
1/9/0:1	3-2	T4DIV(1-0)	Timer 4 Division Mode: These bits 3-2 contain a binary code that controls the clock division ratio for Timer 4, as follows:
			00: no divide
			01: clock rate ÷ 4
			10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:1	1	ENT4	Enable Timer 4: When set to 1, this bit enables Timer 4.
1/9/0:1	0	T3DIV(1-0)	Timer 3 Division Mode: These bits 0 and 7 contain a binary
1/9/0:0	7		code that controls the clock division ratio for Timer 3, as follows:
			00: no divide
			01: clock rate ÷ 4
			10: clock rate ÷ 16
			11: clock rate ÷ 64
1/9/0:0	6	ENT3	Enable Timer 3: When set to 1, this bit enables Timer 2.
1/9/0:0	5-4	T2DIV(1-0)	Timer 2 Division Mode: These bits 5-4 contain a binary code
			that controls the clock division ratio for Timer 2, as follows:
			00: no divide
			01: clock rate ÷ 4
			10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:0	3	ENT2	Enable Timer 4: When set to 1, this bit enables Timer 2.
1/9/0:0	2-1	T1DIV(1-0)	Timer 1 Division Mode: These bits 2-1 contain a binary code
			that controls the clock division ratio for Timer 1, as follows:
			00: no divide
			01: clock rate ÷ 4
			10: clock rate ÷ 16
1/0/0.0		E) IT 4	11: clock rate ÷ 64
1/9/0:0	0	ENT1	Enable Timer 1: When set to 1, this bit enables Timer 1.

et4U.com

IP Register Map No. 4

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
1/8/0	R/W								
	R/W				Timor 1	(22 hita)			
	R/W				Timer	(32 bits)			
	R/W								
1/8/1	R/W								
	R/W				Timor 2 pr	olood voluo			
	R/W				rimer z pre	eload value			
	R/W								

DataSheet4U.com www.DataSheet4U.com

TXC-05810-MB Ed. 3, June 2001

TRANSWITCH° DATA SHEET

ASPEN TXC-05810

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
1/8/2	R/W											
	R/W		Timer 2 (32 bits)									
	R/W											
	R/W											
1/8/3	R/W		Timer 3 Preload Value									
	R/W											
	R/W		Timer 3 (16 bits)									
	R/W				Tillier 5	(10 bits)						
1/8/4	R/W				Timer 4 Pre	alus/\ hsole						
	R/W				Tillici + i i	Jioad value						
	R/W				Timer 4	(16 bits)						
	R/W				TITICI	(10 bits)						
1/8/5	R/W											
	R/W				RESE	RVED						
	R/W											
	R/W		RESE	RVED			Timer	Status				

et4U.com

IP Bit Descriptions No. 4

Address:Byte	Bit	Symbol	Description Description
1/8/0:3-0	7-0	Timer 1	Timer 1: This is a 32-bit rollover timer.
1/8/1:3-0	7-0	Timer 2 Preload	Timer 2 Preload Value: The 32-bit Timer 2 will initially start with this value, and loads this value in after rollover.
1/8/2:3-0	7-0	Timer 2	Timer 2: This is a 32-bit rollover timer.
1/8/3:3-2	7-0	Timer 3 Preload	Timer 3 Preload Value: The 16-bit Timer 3 will initially start with this value, and loads this value in after rollover.
1/8/3:1-0	7-0	Timer 3	Timer 3: This is a 16-bit rollover timer.
1/8/4:3-2	7-0	Timer 4 Preload	Timer 4 Preload Value: The 16-bit Timer 4 will initially start with this value, and loads this value in after rollover.
1/8/4:1-0	7-0	Timer 4	Timer 4: This is a 16-bit rollover timer.
1/8/5:0	3-0	Timer Status	Timer Status: These four bits (3-0) indicate the rollover events of the four Timers (4-1). A 1 indicates Timer rollover. These status bits do not clear automatically but must be reset to 0 by writing to the register.

www.DataSheet4U.com DataSheet4U.com

DATA SHEET



IP Register Map No. 5

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	R/W				RESE	ERVED					
0/7/1D	R/W		RESERVED WDTIMER(19-16)								
0///10	R/W		WDTIMER(15-8)								
	R/W		WDTIMER(7-0)								
	R/W	W									
0/7/1E	R/W	RESERVED									
0///12	R/W										
	R/W			RESERVED			WDCLR	WDEXP	WDENT		
	R/W	S/C			Upd	ate Mask (1	4-8)				
0/7/1F	R/W				Update M	ask (7-0)					
0///16	R/W	RESERVED				Event (14-8)					
	R/W				Event	(7-0)					

IP Bit Descriptions No. 5

et4U.com

D	a	ta	0	Ī

Address:Byte	Bit	Symbol	Description
0/7/1D:2 0/7/1D:1 0/7/1D:0	3-0 7-0 7-0	WDTIMER(19-16) WDTIMER(15-8) WDTIMER(7-0)	Watchdog Timer: This field is a 20-bit timer. When enabled (by control bit WDENT = 1, see below), the watchdog timer will count up at the PCLK clock rate. If the timer is not reset by WDCLR, the timer will expire (all 1s). When the timer expires, the ASPEN device will be forced into a restart state, and will reload boot firmware. Note : When debug mode is active, and the Inlet Processor is in a frozen state, the watchdog timer is also in a frozen state.
0/7/1E:0	2	WDCLR	Watchdog Clear: When this bit is set to 1, the watchdog timer is cleared, and then the bit is automatically reset to 0. This bit is initialized to 0 at device reset.
0/7/1E:0	1	WDEXP	Watchdog Expired: This bit becomes set to 1 when the watchdog timer expires (all 1s). It is reset to 0 only when a hardware reset is performed (lead RESET low).
0/7/1E:0	0	WDENT	Watchdog Timer Enable: When this bit is set to 1, the watchdog timer is enabled. Once set to 1, the watchdog timer cannot be disabled except by a hardware or firmware reset (leads RESET or FWRST low).
0/7/1F:3	7	S/C	Set/Clear: When this bit is set to 1, all Update Maskn bits (n=14-0) which are set to 0 will cause the corresponding Eventn bit to be set to 1. When this bit is set to 0, all Update Maskn bits (n=14-0) which are set to 0 will cause the corresponding Eventn bit to be set to 0. This bit is for internal TranSwitch use only.
0/7/1F:3 0/7/1F:2	6-0 7-0	Update Mask (14-8) Update Mask (7-0)	Update Mask: When an individual Update Mask bit is set to 1, the corresponding Event bit is not modified. These bits are for internal TranSwitch use only.

TXC-05810-MB Ed. 3, June 2001

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
0/7/1F:1	6-0	Event (14-8)	Event: Latched Event status. These bits are for internal
0/7/1F:0	7-0	Event (7-0)	TranSwitch use only.

IP Register Map No. 6

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	R/W		l	<u> </u>	RES	SET						
0/6/0	R/W											
	R/W	1			RESE	RVED						
	R/W	1										
	R/W				RESE	RVED						
0/6/1	R/W	ITU1	ITPHYEN	ITLMODE	UNI ITCELLSIZE(3-0)							
0/6/1	R/W	RESERVED=1	IT16b	ITONLINE	ITCHK16	CTCA		RESERVED				
	R/W		•	•	RESE	RVED						
	R/W	ITE15				ITP	HY15ADDR	(4-0)				
0/6/2	R/W	ITE14				ITP	HY14ADDR	(4-0)				
0/6/2	R/W	ITE13				ITP	HY13ADDR	(4-0)				
	R/W	ITE12		Data Sheet/	III oom	ITP	HY12ADDR	(4-0)				
	R/W	ITE11		Data Sheet	O.COIII	ITP	HY11ADDR	(4-0)				
0/0/0	R/W	ITE10				ITP	HY10ADDR	(4-0)				
0/6/3	R/W	ITE9				ITF	HY9ADDR(4-0)				
	R/W	ITE8				ITF	HY8ADDR(4-0)				
	R/W	ITE7		ITPHY7ADDR(4-0)								
0/6/4	R/W	ITE6		ITPHY6ADDR(4-0)								
0/6/4	R/W	ITE5				ITF	HY5ADDR(4-0)				
	R/W	ITE4				ITF	HY4ADDR(4-0)				
	R/W	ITE3				ITF	HY3ADDR(4-0)				
0/6/5	R/W	ITE2				ITF	HY2ADDR(4-0)				
0/6/3	R/W	ITE1				ITF	HY1ADDR(4-0)				
	R/W	ITE0				ITF	HY0ADDR(4-0)				
	R/W		•		•							
0/6/6	R/W	1			RESE	RVED						
0/0/0	R/W	1										
	R/W	DMINF	ITPARDATA				MINFL(4-0)					
	R/W		•	•	•							
0/6/7	R/W	1			RESE	RVED						
0/0//	R/W	1										
	R/W				RESERVED				AVAIL			

et4U.com

DataShe

DATA SHEET



DataShe

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	R/W											
0/6/1C	R/W				RESE	R//ED						
0/0/10	R/W		INEGERIVED									
	R/W											
	R/W											
0/6/1D	R/W		RESERVED									
	R/W	NEGENVED										
	R/W											
	R/W											
0/6/45	R/W		RESERVED									
0/6/1E	R/W				KESE	KVED						
	R/W											
	R/W											
0/0/45	R/W		RESERVED									
0/6/1F	R/W				KESE	KVED						
	R/W											

et4U.com

DataSheet4U.com

IP Bit Descriptions No. 6

Address:Byte	Bit	Symbol	Description
0/6/0:3	7-0	RESET	Software Reset: Writing a 91 Hex into this location will generate a software reset to the component. Writing other than 91 Hex to this location will remove the ASPEN device from the reset state. Reading this location will return a 00 Hex if the ASPEN device is not in reset and 01 Hex if it is in reset. Software reset will reset all ingress hardware state machines synchronously to their home state, and all FIFOs in the <i>CellBus</i> domain will be flushed.
0/6/1:2	7	ITU1	Ingress Terminal UTOPIA Level 1 Select: Setting this bit to 1 puts the UTOPIA interface into UTOPIA Level 1 mode (single-PHY). When this bit is set to 0, the interface is in UTOPIA Level 2 mode (multi-PHY).
0/6/1:2	6	ITPHYEN	Ingress Terminal PHY Layer Emulation Enable: When set to 1, this bit enables PHY Layer emulation in UTOPIA modes. When set to 0, the device operates with ATM Layer emulation.
0/6/1:2	5	ITLMODE	Ingress Terminal Line Mode Select: When set to 1, this bit enables Packet Mode operation of the UTOPIA interface. When set to 0, the interface operates in Cell Mode.
0/6/1:2	4	UNI	Upper Nibble Ignore: When this bit is set to 1, the upper nibble of the VPI is ignored during header lookup.

DataSheet4U.com www.DataSheet4U.com

TXC-05810-MB Ed. 3, June 2001

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
0/6/1:2	3-0	ITCELLSIZE(3-0)	Ingress Terminal Cell Size Select: These bits set the cell size for the Inlet UTOPIA Interface. Actual cell size is 53 plus the decimal value of this field (bit 3 is MSB). Values of ITCELLSIZE beyond 11 will be treated as equal to 11.
0/6/1:1	6	IT16b	Ingress Terminal 16-bit Mode Select: When this bit is set to 1, 16-bit UTOPIA Level 2P mode is selected. When this bit is set to 0, 8-bit mode is selected.
0/6/1:1	5	ITONLINE	Ingress Terminal Online: When this bit is set to 1, the Ingress Terminal Interface is active (online). When it is set to 0, all UTOPIA-related output leads are set to the tristate condition (offline) and no cells are accepted from the interface.
0/6/1:1	4	ITCHK16	Ingress Terminal Multi-PHY Chunk Size: When this bit is set to 1, the transfer size is 16 bytes. When set to 0, the transfer size is 48 bytes.
0/6/1:1	3	CTCA	CTSA and CAVL Interrupt Combination Select: When this bit is set to 1, the event that drives the CTSA interrupt indicates that the second of the conditions CTSA and CAVL has occurred. When set to 0, this event indicates that the connection table status information is valid and available.
0/6/2:3-0	7	ITE(15-12)	Ingress Terminal Enable for PHYs 15-0: For each one of
0/6/3:3-0	7	ITE(11-8)	these bits that is set to 0, all cells going to the corresponding
0/6/4:3-0	7	ITE(7-4)	PHY are discarded and that PHY is no longer polled in multi-
0/6/5:3-0	7	ITE(3-0)	PHY mode.com
0/6/2:3-0	4-0	ITPHYnADDR(4-0)	Ingress Terminal PHY #n Address Code: This is a 5-bit
0/6/3:3-0	4-0	(n = 15 for 0/6/2:3)	UTOPIA Level 2 address that can be set for mapping each of
0/6/4:3-0	4-0	n = 0 for 0/6/5:0)	16 PHYs to a UTOPIA address value in the range 0 to 30 (bit 4
0/6/5:3-0	4-0		is the MSB).
0/6/6:0	7	DMINF	Discard Minimum Frame: When this bit is set to 1, frames with a length less than MINFL(4-0) bytes are discarded.
0/6/6:0	6	ITPARDATA	Parity Data: When this bit is set to 1, UTOPIA odd parity is calculated over the ITDATA bus only. When it is 0, UTOPIA odd parity is calculated over ITDATA, ITSOF, ITEOF, ITMS, and ITABT.
0/6/6:0	4-0	MINFL(4-0)	Minimum Frame Length: This 5-bit field specifies the minimum frame length for incoming frames when in UTOPIA Level 2P mode (bit 4 is MSB). If the frame length is shorter than this minimum, the frame is discarded if control bit DMINF is set to 1.
0/6/7:0	0	AVAIL	Host Mailbox Available: When this bit is set to 1, it indicates that the IP-to-host mailbox is free for the ASPEN device to send the host a message. This bit is for internal TranSwitch use only.

et4U.com

DataShe

et4U.com

ASPEN TXC-05810

DATA SHEET



OUTLET PROCESSOR (OP)-RELATED PARAMETERS

OP Register Map No. 1

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	R/W				RESE	D\/ED						
1/D/0	R/W											
1/0/0	R/W		RESERVED MGP1(3-1)									
	R/W	MGP1(0)		MGP2	2(3-0)		MGMODE	ETACTLD	F/E			
	R/W											
1/D/1	R/W				RESE	RVED						
ו /ט/ו	R/W											
	R/W								FLEF			
	R/W											
1/D/2	R/W		RESERVED									
1/0/2	R/W											
	R/W							CRCG	SCP			
	R/W							•				
1/D/3	R/W	RESERVED DataSheet4U.com										
1/0/3	R/W			Dataon	66140.0011							
	R/W							PCSND	CLDIS			
	R/W				RESE	D\/ED		•				
1/D/4	R/W				KESE	KVED						
1/0/4	R/W				Table Of	fset (7-0)						
	R/W				Table Si	ze (7-0)						
	R/W											
1/D/5	R/W	1			RESE	RVED						
פ/טוו	R/W	1										
	R/W	1		ALTRDEN			ALTADD(4-0)				

OP Bit Descriptions No. 1

Address:Byte	Bit	Symbol	Description
1/D/0:1	2-0	MGP1(3-1)	Message Compiler Generation Parameter 1: This 4-bit field is used in the generation of the lookup message. The first 12 bits of the message are used to index the VPI lookup table. {GFC/VPI[27:16+MGP(1)],QID[16+(MGP(1) - 1):16]}, where, if MGP(1)= 0, QID is not used in the lookup.
1/D/0:0	7	MGP1(0)	

DataSheet4U.com www.DataSheet4U.com

DataShe

____ DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
1/D/0:0	6-3	MGP2(3-0)	Message Compiler Generation Parameter 2: This 4-bit field is used in the generation of the lookup message. The second 16 bits of the message are used to index the connection table in direct lookup mode, and are used in the calculation of a hash index in hashing mode.
			{VCI[15:MGP(2)],QID[(MGP(2) - 1):0]}, where, if MGP(2)=0, QID is not used in the lookup.
1/D/0:0	2	MGMODE	Message Generation Mode: In automatic connection table lookup mode, the message compiler sends a 28-bit message to the header lookup block in the DMA. MGMODE defines the format of the message content that is used in the lookup. The formats are:
			MGMODE=1: lookup is based on VPI/VCI and QID, {GFC/VPI[27:16+MGP(1)], QID[16+(MGP(1) - 1):16], VCI[15:MGP(2)],QID[(MGP(2) - 1):0]}, where, if MGP(1)= 0, MGP(2)=0, QID is not used in the lookup, and it defaults to {GFC[27:24],VPI[23:16],VCI[15:0]}
			MGMODE=0: lookup is based on QID.
1/D/0:0	1	ETACTLD	Automatic Connection Table Lookup Disable: When this bit is set to 1, it disables the hardware mechanism for automatically requesting a connection table lookup when the ATM cell header is written into the egress rate decoupling buffer.
1/D/0:0	0	F/E	Full/Empty Control for PFS: When this bit is set to 1, and bit PFSn is set to 1, indicates the egress FIFO current depth is 1 cell and the second cell is being filled. When this bit is set to 1, and bit PFSn is set to 0, indicates the egress FIFO depth changes from 2 to 1. When this bit is set to 0, and bit PFSn is set to 1, indicates the egress FIFO depth is 0. When this bit is set to 0 and bit PFSn is set to 0, indicates current egress FIFO depth is 0 and first cell is being filled. This bit is for internal TranSwitch use only.
1/D/1:0	0	FLEF	Flush Egress FIFO: When set to 1, this bit flushes the egress rate decoupling FIFO. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/2:0	1	CRCG	CRC-10 Generate: When this bit is set to 1, a CRC-10 will be generated over the scratchpad cell payload and inserted into the last 10 bits of cell before transmission via the UTOPIA 2P interface. This bit is for internal TranSwitch use only.

et4U.com

DataShe

DATA SHEET



Address:Byte	Bit	Symbol	Description
1/D/2:0	0	SCP	Scratch Pad: This bit is used to indirectly address the egress rate decoupling FIFO. When this bit is set to 1, the cell buffer for the scratch pad is available for access in the coprocessor 2 address 0-15. When this bit is set to 0, the cell buffer location pointed to by NXT PHY is available for access in coprocessor 2 address 0-15. This bit is used for code compression since the RISC instruction set does not allow indirect or relative addressing of coprocessor address space. This bit is for internal TranSwitch use only.
1/D/3:0	1	PCSND	Processing Done: Setting this bit to 1 initiates the data controller to make the cell available for transfer from the Data Buffer to the UTOPIA 2P outlet port 'n'. The data controller will indicate that the operation has been completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/3:0	0	CLDIS	Cell Discard: Setting this bit to 1 initiates the data controller to discard the cell stored in this location. The data controller will indicate that the operation has completed successfully by resetting this bit to 0. This bit is for internal TranSwitch use only.
1/D/4:1	7-0	Table Offset (7-0)	Table Offset: These 8 bits are used when complete record transfers are not required. These bits are for internal TranSwitch use only.
1/D/4:0	7-0	Table Size (7-0)	Table Size: These 8 bits indicate the length of a table record. These bits are for internal TranSwitch use only.
1/D/5:0	5	ALTRDEN	Alternate Read Enable: This bit enables reading of Egress Data FIFO. Used for test purposes only. This bit is for internal TranSwitch use only.
1/D/5:0	4-0	ALTADD(4-0)	Alternate Address: This 5-bit address is used as an alternate read interface for Egress Data FIFO. Used in test mode only. These bits are for internal TranSwitch use only.

et4U.com

OP Register Map No. 2

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	R/W		N	IXT PHY (4-	0)		CTSS	RESE	RVED
1/C/0	R/W								
17070	R/W				RESE	RVED			
	R/W								
	R/W				ABTINF	O(20-13)			
1/C/1	R/W		ABTINFO(12-5)						
1/0/1	R/W		ABTINFO(4-0)						
	R/W				RESE	RVED	•		

DataSheet4U.com www.DataSheet4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	R/W				DECE	RVED				
1/C/2	R/W				KESE	KVED				
1/0/2	R/W	PFS15	PFS14	PFS13	PFS12	PFS11	PFS10	PFS9	PFS8	
	R/W	PFS7	PFS6	PFS5	PFS4	PFS3	PFS2	PFS1	PFS0	
	R/W	PBF	L15	PBFL14		PBFL13		PBFL12		
1/C/3	R/W	PBF	PBFL11		PBFL10		PBFL9		PBFL8	
1/0/3	R/W PBFL7		PBI	FL6	PBFL5		PBFL4			
	R/W	РВ	FL3	PBI	FL2	PBI	FL1	PBFL0		

OP Bit Descriptions No. 2

Address:Byte	Bit	Symbol	Description
1/C/0:3	7-3	NXT PHY (4-0)	Next PHY: This is a 5-bit field indicating location of next cell to be processed by Outlet Processor:
			0XXXX: Cell for PHY n=XXXX 10000: Cell Buffer Scratch pad 11111: No cells in Buffer
		Г	These bits are for internal TranSwitch use only.
1/C/0:3	2	CTSS	Connection Table Search Status: When this bit is a 1, search status is found. When this bit is 0, search status is not found. This bit is for internal TranSwitch use only.
1/C/1:3	7-0	ABTINFO(20-13)	Abort Information: Upper 5 bits are the UTOPIA PHY ID of
1/C/1:2 1/C/1:1	7-0 7-3	ABTINFO(12-5) ABTINFO(4-0)	the port. Lower 16 bits are the Outlet Queue ID. These bits are
		. ,	for internal TranSwitch use only.
1/C/2:1 1/C/2:0	7-0 7-0	PFS15-PFS8 PFS7-PFS0	PHY FIFO Status for PHY n (n=15-0): These bits indicate the state of the 2-cell FIFO for PHY n based on control bit F/E. When bit F/E is set to 1, and bit PFSn is set to 1, indicates Egress FIFO current depth is 1 cell and the second cell being filled. When bit F/E is set to 1, and bit PFSn is set to 0, indicates Egress FIFO depth changes from 2 to 1. When bit F/E is set to 0, and bit PFSn is set to 1, indicates Egress FIFO depth is 0. When bit F/E is set to 0, and bit PFSn is set to 0, indicates Egress FIFO current depth is 0 and first cell is being filled. These bits are for internal TranSwitch use only.
1/C/3:3 1/C/3:2 1/C/3:1 1/C/3:0	7-0 7-0 7-0 7-0	PBFL15-PBFL12 PBFL11-PBFL8 PBFL7-PBFL4 PBFL3-PBFL0	PHY Buffer Fill Level for PHY n (n=15-0): These bit-pairs indicate the depth of the 2-cell FIFO for PHY n. 00: 1 cell present 01: empty 10: 2 cells present 11: not defined

et4U.com

DataShe

DATA SHEET



OP Register Map No. 3

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	R/W				RESER\	/ED			
1/9/0	R/W	RESER	RVED	С	FGGPO1(2-	0)	CF	GGPO0(2	2-0)
1/9/0	R/W	ENT4I ENT3I ENT2I ENT1I T4DIV(1-0) ENT4					T3DIV1		
	R/W	T3DIV0	ENT3	T2DI\	/(1-0)	ENT2	T1DIV	(1-0)	ENT1

OP Bit Descriptions No. 3

Address:Byte	Bit	Symbol	Description
1/9/0:2	5-3	CFGGPO1(2-0)	Configure General Purpose Output 1: These bits 5-3 contain a binary code that controls the signal on Outlet Processor Status output lead OP1, as follows:
			000: Timer 1 rollover: OP1 held high when Timer 1 is all 1s 001: Timer 2 rollover: OP1 held high when Timer 2 is all 1s 010: Timer 3 rollover: OP1 held high when Timer 3 is all 1s 011: Timer 4 rollover: OP1 held high when Timer 4 is all 1s 100: Internal Test Point 0: 101: Internal Test Point 1: 110: OP1 held low 111: OP1 held high
1/9/0:2	2-0	CFGGPO0(2-0)	Configure General Purpose Output 0: These bits 2-0 contain a binary code that controls the signal on Outlet Processor Status output lead OP0, as follows:
			000: Timer 1 rollover: OP0 held high when Timer 1 is all 1s 001: Timer 2 rollover: OP0 held high when Timer 2 is all 1s 010: Timer 3 rollover: OP0 held high when Timer 3 is all 1s 011: Timer 4 rollover: OP0 held high when Timer 4 is all 1s 100: Internal Test Point 0: 101: Internal Test Point 1: 110: OP0 held low 111: OP0 held high
1/9/0:1	7	ENT4I	Enable Timer 4 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 4 is all ones.
1/9/0:1	6	ENT3I	Enable Timer 3 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 3 is all ones.
1/9/0:1	5	ENT2I	Enable Timer 2 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 2 is all ones.
1/9/0:1	4	ENT1I	Enable Timer 1 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 1 is all ones.

et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
1/9/0:1	3-2	T4DIV(1-0)	Timer 4 Division Mode: These bits 3-2 contain a binary code that controls the clock division ratio for Timer 4, as follows:
			00: no divide 01: clock rate ÷ 4 10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:1	1	ENT4	Enable Timer 4: When set to 1, this bit enables Timer 4.
1/9/0:1 1/9/0:0	0 7	T3DIV(1-0)	Timer 3 Division Mode: These bits 0 and 7 contain a binary code that controls the clock division ratio for Timer 3, as follows:
			00: no divide 01: clock rate ÷ 4 10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:0	6	ENT3	Enable Timer 3: When set to 1, this bit enables Timer 2.
1/9/0:0	5-4	T2DIV(1-0)	Timer 2 Division Mode: These bits 5-4 contain a binary code that controls the clock division ratio for Timer 2, as follows:
			00: no divide 01: clock rate ÷ 4 10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:0	3	ENT2	Enable Timer 4: When set to 1, this bit enables Timer 2.
1/9/0:0	2-1	T1DIV(1-0)	Timer 1 Division Mode: These bits 2-1 contain a binary code that controls the clock division ratio for Timer 1, as follows:
			00: no divide 01: clock rate ÷ 4 10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:0	0	ENT1	Enable Timer 1: When set to 1, this bit enables Timer 1.

et4U.com

DataShe

OP Register Map No. 4

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	R/W									
1/8/0	R/W				T: 4	(00 l=:4=)				
170/0	R/W		Timer 1 (32 bits)							
	R/W									
	R/W									
1/8/1	R/W									
1/0/1	R/W		Timer 2 preload value							
	R/W									

DataSheet4U.com

www.DataSheet4U.com

DATA SHEET



DataShe

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	R/W									
1/8/2	R/W				T: 0 # 0	(20 bits)				
17072	R/W				rimer 2	(32 bits)				
	R/W									
	R/W				Time or O mar	مريامير اممما				
1/8/3	R/W				Timer 3 pre	eload value				
170/3	R/W				Timer 2	(16 bita)				
	R/W		Timer 3 (16 bits)							
	R/W				Timor 4 pr	olood voluo				
1/8/4	R/W		Timer 4 preload value							
1,0,1	R/W				Timor 4	(16 bits)				
	R/W				1111161 4	(TO DIES)				
	R/W									
1/8/5	R/W		RESERVED							
1/0/3	R/W									
	R/W		RESE	RVED			Timer Sta	atus(3-0)		

et4U.com

OP Bit Descriptions No. 4

DataSheet4U.com

Address:Byte	Bit	Symbol	Description
1/8/0:3-0	7-0	Timer 1	Timer 1: This is a 32-bit rollover timer.
1/8/1:3-0	7-0	Timer 2 Preload	Timer 2 Preload Value: The 32-bit Timer 2 will initially start with this value, and loads this value in after rollover.
1/8/2:3-0	7-0	Timer 2	Timer 2: This is a 32-bit rollover timer.
1/8/3:3-2	7-0	Timer 3 Preload	Timer 3 Preload Value: The 16-bit Timer 3 will initially start with this value, and loads this value in after rollover.
1/8/3:1-0	7-0	Timer 3	Timer 3: This is a 16-bit rollover timer.
1/8/4:3-2	7-0	Timer 4 Preload	Timer 4 Preload Value: The 16-bit Timer 4 will initially start with this value, and loads this value in after rollover.
1/8/4:1-0	7-0	Timer 4	Timer 4: This is a 16-bit rollover timer.
1/8/5:0	3-0	Timer Status	Timer Status: These four bits (3-0) indicate the rollover events of the four Timers (4-1). A 1 indicates Timer rollover. These status bits do not clear automatically but must be reset to 0 by writing to the register.

DATA SHEET

ASPEN TXC-05810

OP Register Map No. 5

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	R/W	RESERVED									
0/7/1D	R/W	RESERVED WDTIMER(19-16)									
טוווט	R/W	WDTIMER(15-8)									
	R/W				WDTIMI	ER(7-0)					
	R/W	RESERVED									
0/7/45	R/W										
0/7/1E	R/W										
	R/W	RESERVED WDCLR WDEXP WDENT									
	R/W	S/C Update Mask (14-8)									
0/7/1F	R/W	Update Mask (7-0)									
	R/W	RESERVED				Event (14-8)					
	R/W		Event (7-0)								

et4U.com

OP Bit Descriptions No. 5

DataShe

Address:Byte	Bit	Symbol	ataSheet4U.com Description
0/7/1D:2 0/7/1D:1 0/7/1D:0	3-0 7-0 7-0	WDTIMER(19-16) WDTIMER(15-8) WDTIMER(7-0)	Watchdog Timer: This field is a 20-bit timer. When enabled (by control bit WDENT = 1, see below), the watchdog timer will count up at the PCLK clock rate. If the timer is not reset by WDCLR, the timer will expire (all 1s). When the timer expires, the ASPEN device will be forced into a restart state, and will reload boot firmware. Note: When debug mode is active, and the Outlet Processor is in a frozen state, the watchdog timer is also in a frozen state.
0/7/1E:0	2	WDCLR	Watchdog Clear: When this bit is set to 1, the watchdog timer is cleared, and then the bit is automatically reset to 0. This bit is initialized to 0 at device reset.
0/7/1E:0	1	WDEXP	Watchdog Expired: This bit becomes set to 1 when the watchdog timer expires (all 1s). It is reset to 0 only when a hardware reset is performed (lead RESET low).
0/7/1E:0	0	WDENT	Watchdog Timer Enable: When this bit is set to 1, the watchdog timer is enabled. Once set to 1, the watchdog timer cannot be disabled except by a hardware or firmware reset (leads RESET or FWRST low).
0/7/1F:3	7	S/C	Set/Clear: When this bit is set to 1, all Update Maskn bits (n=14-0) which are set to 0 will cause the corresponding Eventn bit to be set to 1. When this bit is set to 0, all Update Maskn bits (n=14-0) which are set to 0 will cause the corresponding Eventn bit to be set to 0. This bit is for internal TranSwitch use only.

DataSheet4U.com

www.DataSheet4U.com

DATA SHEET



Address:Byte	Bit	Symbol	Description					
0/7/1F:3	6-0	Update Mask (14-8)	Update Mask: When an individual Update Mask bit is set to 1,					
0/7/1F:2	7-0	Update Mask (7-0)	the corresponding Event bit is not modified. These bits are for internal TranSwitch use only.					
0/7/1F:1 0/7/1F:0	6-0 7-0	Event (14-8) Event (7-0)	Event: Latched Event status. These bits are for internal TranSwitch use only.					

OP Register Map No. 6

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
	R/W		<u>'</u>	<u> </u>	RES	SET		<u> </u>	<u>'</u>			
0/6/0	R/W											
0/6/0	R/W				RESE	RVED						
	R/W											
	R/W		RESERVED									
0/6/1	R/W	ETU1	ETPHYEN	ETLMODE	ETCHK16		ETCELLS	SIZE(3-0)				
0/6/1	R/W	RESERVED=1	ET16b	ETONLINE	UTCLKS	SRC(1-0)		RESERVED)			
	R/W				RESE	RVED						
	R/W	ETE15					HY15ADDR	(4-0)				
0/6/2	R/W	ETE14		DataSh	DataSheet4U.com ETPHY14ADDR(4-0)							
0/0/2	R/W	ETE13		ETPHY13ADDR(4-0)								
	R/W	ETE12				ETP	HY12ADDR	(4-0)				
	R/W	ETE11		ETPHY11ADDR(4-0)								
0/6/3	R/W	ETE10	ETPHY10ADDR(4-0)									
0/0/3	R/W	ETE9	ETPHY9ADDR(4-0)									
	R/W	ETE8		ETPHY8ADDR(4-0)								
	R/W	ETE7		ETPHY7ADDR(4-0)								
0/6/4	R/W	ETE6		ETPHY6ADDR(4-0)								
0/0/4	R/W	ETE5		ETPHY5ADDR(4-0)								
	R/W	ETE4		ETPHY4ADDR(4-0)								
	R/W	ETE3	ETPHY3ADDR(4-0)									
0/6/5	R/W	ETE2				ETF	PHY2ADDR(4-0)				
0/0/0	R/W	ETE1		ETPHY1ADDR(4-0)								
	R/W	ETE0				ETF	PHY0ADDR(4-0)				
	R/W											
0/6/6	R/W		RESERVED									
0/0/0	R/W											
	R/W						LN(4-0)					

et4U.com

DataShe

____ DATA SHEET

ASPEN TXC-05810

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	R/W												
0/6/7	R/W				RESE	RVED							
0/0/7	R/W												
	R/W				RESERVED				LDIV				
	R/W	LR/W				LADD(14-8)							
0/6/8	R/W		LADD(7-0)										
0/0/0	R/W		LDATA(15-8)										
	R/W		LDATA(7-0)										
	R/W												
0/6/9	R/W		INST										
0/0/3	R/W												
	R/W												
	R/W				DESE	DVED.							
0/6/A	R/W		RESERVED										
0/0/14	R/W		SEADD(15-0)										
	R/W				OLADI	D(10-0)							
	R/W												
0/6/B	R/W	DataSheet4U.coRESERVED											
0/0/0	R/W												
	R/W		RESERVED READ										
	R/W												
0/6/C	R/W	RESERVED											
0/0/0	R/W												
	R/W		RESERVED LOAD										
	R/W												
0/6/D	R/W	RESERVED											
0/0/0	R/W												
	R/W				RESERVED				WHPROC				
	R/W												
0/6/E	R/W				RESE	RVED							
0/6/E	R/W												
	R/W		BOOTADD(6-0)										
	R/W		•		DECE	DVED							
0/6/F	R/W		RESERVED										
	R/W		LSCAN(15-0)										
	R/W				LSCAN	N(13-U)							

et4U.com

www.DataSheet4U.com

DataShe

DataSheet4U.com

DATA SHEET



PP/ Page No./	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
Reg Addr													
	R/W												
0/6/10	R/W				RESE	RVED							
0/0/10	R/W												
	R/W				RESERVED				LSTATUS				
	R/W	<u> </u>											
0/6/11	R/W	RESERVED											
0/0/11	R/W												
	R/W				RESERVED				SESTATUS				
	R/W												
0/6/12	R/W		SEDATA(31-0)										
0/6/12	R/W				SEDAI	4(31-0)							
	R/W												
	R/W												
0/0/40	R/W	RESERVED											
0/6/13	R/W												
	R/W		RESERVED ETA										
	R/W								•				
0/0/40	R/W	DataSheet4U.com RESERVED											
0/6/1C	R/W												
	R/W												
	R/W												
0/0/40	R/W	DEGES./ED											
0/6/1D	R/W		RESERVED										
	R/W												
	R/W												
0/0/45	R/W				DEOF	D\/ED							
0/6/1E	R/W				RESE	RVED							
	R/W												
	R/W												
0/6/4	R/W		RESERVED										
0/6/1F	R/W												
	R/W	OP-to-RP mailbox register (7-0)											

et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

OP Bit Descriptions No. 6

Address:Byte	Bit	Symbol	Description
0/6/0:3	7-0	RESET	Software Reset: Writing a 91 Hex into this location will generate a software reset to the component. Writing other than 91 Hex to this location will remove the ASPEN device from the reset state. Reading this location will return a 00 Hex if the ASPEN device is not in reset and 01 Hex if it is in reset. Software reset will reset all egress hardware state machines synchronously to their home state, and all FIFOs in the <i>CellBus</i> domain will be flushed.
0/6/1:2	7	ETU1	Egress Terminal UTOPIA Level 1 Select: Setting this bit to 1 puts the UTOPIA interface into UTOPIA Level 1 mode (single-PHY). When this bit is set to 0, the interface is in UTOPIA Level 2 mode (multi-PHY).
0/6/1:2	6	ETPHYEN	Egress Terminal PHY Layer Emulation Enable: When set to 1, this bit enables PHY Layer emulation in UTOPIA modes. When set to 0, the device operates with ATM Layer emulation.
0/6/1:2	5	ETLMODE	Egress Terminal Line Mode Select: When set to 1, this bit enables Packet Mode operation of the UTOPIA interface. When set to 0, the interface operates in Cell Mode.
0/6/1:2	4	ETCHK16	Egress Terminal Multi-PHY Chunk Size: When this bit is set to 1, the transfer size is 16 bytes. When set to 0, the transfer size is 48 bytes.
0/6/1:2	3-0	ETCELLSIZE(3-0)	a Egress Terminal Cell Size Select: These bits set the cell size for the Inlet UTOPIA Interface. Actual cell size is 53 plus the decimal value of this field (bit 3 is MSB). Values of ITCELLSIZE beyond 11 will be treated as equal to 11.
0/6/1:1	6	ET16b	Egress Terminal 16-bit Mode Select: When this bit is set to 1, 16-bit UTOPIA Level 2P mode is selected. When this bit is set to 0, 8-bit mode is selected.
0/6/1:1	5	ETONLINE	Egress Terminal Online: When this bit is set to 1, the Egress Terminal Interface is active (online). When it is set to 0, all UTOPIA-related output leads are set to the tristate condition (offline).
0/6/1:1	4-3	UTCLKSRC(1-0)	UTOPIA Clock Source: These bits determine which clock will be used for the driving the UTOPIA Level 2P interface in ATM layer emulation mode. The selections for bits 4,3 are: 00: LCLK 01: PCLK 10: PCLK÷2 11: Reserved
0/6/2:3-0 0/6/3:3-0 0/6/4:3-0 0/6/5:3-0	7 7 7 7	ETE(15-12) ETE(11-8) ETE(7-4) ETE(3-0)	Egress Terminal Enable for PHYs 15-0: For each one of these bits that is set to 0, all cells going to the corresponding PHY are discarded and that PHY is no longer polled in multi-PHY mode.
0/6/2:3-0 0/6/3:3-0 0/6/4:3-0 0/6/5:3-0	4-0 4-0 4-0 4-0	ETPHYnADDR(4-0) (n = 15 for 0/6/2:3 n = 0 for 0/6/5:0)	Egress Terminal PHY #n Address Code: This is a 5-bit UTOPIA Level 2 address that can be set for mapping each of 16 PHYs to a UTOPIA address value in the range 0 to 30 (bit 4 is the MSB).

et4U.com

www.DataSheet4U.com

DATA SHEET



Address:Byte	Bit	Symbol	Description
0/6/6:0	7	LN(4-0)	Line Number: These five bits select the line interface number for which the read/write operations are to occur. LN0 is the LSB. Writing to this location enables the corresponding LADD lead and activates the serial port read/write operation.
0/6/7:0	0	LDIV	LCK divide ratio: When this bit is set to 1, the frequency of LCK is the frequency of PCLK+2. When set to 0, this frequency is PCLK+4.
0/6/8:3	7	LR/W	Line Control Read/Write: Writing a 1 to this bit initiates a read operation on the selected serial line control interface. Writing a 0 to this bit initiates a write operation on the selected serial line control interface. This is the first bit shifted out on the serial port.
0/6/8:3 0/6/8:2	6-0 7-0	LADD(14-8) LADD(7-0)	Line Address: These 15 bits provide the register address in the line interface device selected by LN(4-0) for which read/write operations will occur. These bits are shifted out MSB (LADD14) first.
0/6/8:1 0/6/8:0	7-0 7-0	LDATA(15-8) LDATA(7-0)	Line Data: These 16 bits provide the data that is to be written to the selected line interface, with the first bit in the MSB (LDATA15).
0/6/9:3 0/6/9:2 0/6/9:1 0/6/9:0	7-0 7-0 7-0 7-0	INST	Instruction: This register is used for the loading of instructions into the various on-chip processors, and is not user-configurable.
0/6/A:1 0/6/A:0	7-0 7-0	SEADD(15-8) SEADD(7-0)	Serial EEPROM Address: These 16 bits provide the register address in the serial EEPROM from which read operations will occur. These bits are shifted out MSB (SEADDR15) first.
0/6/B:0	0	READ	Read EEPROM: When this bit is set to 1, it initiates a read of the EEPROM. The SESTATUS bit must be checked to see if the interface is available before initiating the read operation.
0/6/C:0	0	LOAD	Load Boot RAM: When set to 1, this bit enables loading of the Boot RAM of the processor defined by control bit WHPROC, with the instruction stored in INST to be put in address BOOTADD(6-0).
0/6/D:0	0	WHPROC	Which Processor: This bit controls which processor has its Boot RAM loaded with INST. A 1 selects the RP processor and a 0 selects the IP processor.
0/6/E:0	6-0	BOOTADD(6-0)	Boot Address: Destination address of Boot RAM into which INST value is to be loaded.
0/6/F:1 0/6/F:0	7-0 7-0	LSCAN(15-8) LSCAN(7-0)	Line Scan: After a read operation from the selected line interface device, these 16 bits provide the data read from the serial line interface device, with the first bit in the MSB (LSCAN15).
0/6/10:0	0	LSTATUS	Line Status: When this bit is set to 1, it indicates that the selected line interface is in use. When it is 0, it indicates that the line interface operation has been completed. This bit may be used to avoid accessing any of the serial port registers during an operation, which would cause an error.

et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
0/6/11:0	0	SESTATUS	Serial EEPROM Status: When this bit is set to 1, it indicates that the serial EEPROM interface is in use. When it is set to 0, it indicates that the interface operation has been completed or the interface is not in use. This bit may be used to avoid attempting access to the SEDATA register during a read operation, which may result in invalid data being read.
0/6/12:3 0/6/12:2 0/6/12:1 0/6/12:0	7-0 7-0 7-0 7-0	SEDATA(31-24) SEDATA(23-16) SEDATA(15-8) SEDATA(7-0)	Serial EEPROM Data: After a read operation from the EEPROM, these 32 bits contain the data read from the device. Bytes read are stored in order from the MSB, with the first byte read stored in SEDATA(31-24), the second in SEDATA(23-16), and so on.
0/6/13:0	0	ETAVAIL	Host Mailbox Available: When this bit is set to 1, it indicates that the OP-to-host mailbox is free for the ASPEN device to send the host a message. This bit is for internal TranSwitch use only.
0/6/1F:0	7-0	OP-to-RP mailbox register (7-0)	OP-to-RP Mailbox Register: This is an 8-bit mailbox shadow register from OP to RP. Used to control dequeues toward egress UTOPIA. Read/Write register for OP. Value written here is reflected in RP register 0/6/1D, bits 7-0. This bit is for internal TranSwitch use only.

et4U.com

DataShe

DataSheet4U.com

DATA SHEET



RATE PROCESSOR (RP)-RELATED PARAMETERS

RP Register Map No. 1

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	R/W				RESEF	RVED			
1/9/0	R/W		CFGGPO1(2-0)					-0)	
1/9/0	R/W	ENT4I	ENT3I	ENT2I	ENT1I	T4DI\	/(1-0)	ENT4	T3DIV1
	R/W	T3DIV0	T3DIV0 ENT3 T2DIV(1-0) ENT2 T1DIV(1-0) ENT1					ENT1	

RP Bit Descriptions No. 1

Address:Byte	Bit	Symbol	Description
1/9/0:2	5-3	CFGGPO1(2-0)	Configure General Purpose Output 1: These bits 5-3 contain a binary code that controls the signal on Rate Processor Status output lead ASPEN_BOOTED, as follows:
			000: Timer 1 rollover: lead held high when Timer 1 is all 1s 001: Timer 2 rollover: lead held high when Timer 2 is all 1s 010: Timer 3 rollover: lead held high when Timer 3 is all 1s 011: Timer 4 rollover: lead held high when Timer 4 is all 1s 100: Internal Test Point 0: 101: Internal Test Point 1: 110: lead held low 111: lead held high
1/9/0:2	2-0	CFGGPO0(2-0)	Configure General Purpose Output 0: These bits 2-0 contain a binary code that controls the signal on Rate Processor Status output lead RP0, as follows:
			000: Timer 1 rollover: RP0 held high when Timer 1 is all 1s 001: Timer 2 rollover: RP0 held high when Timer 2 is all 1s 010: Timer 3 rollover: RP0 held high when Timer 3 is all 1s 011: Timer 4 rollover: RP0 held high when Timer 4 is all 1s 100: Internal Test Point 0: 101: Internal Test Point 1: 110: lead held low 111: lead held high
1/9/0:1	7	ENT4I	Enable Timer 4 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 4 is all ones.
1/9/0:1	6	ENT3I	Enable Timer 3 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 3 is all ones.
1/9/0:1	5	ENT2I	Enable Timer 2 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 2 is all ones.
1/9/0:1 U.com	4	ENT1I	Enable Timer 1 Interrupt: When set to 1, this bit enables coprocessor interrupt generation if the value of Timer 1 is all ones.

et4U.com

DataShe

taSheet4U.com DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
1/9/0:1	3-2	T4DIV(1-0)	Timer 4 Division Mode: These bits 3-2 contain a binary code that controls the clock division ratio for Timer 4, as follows:
			00: no divide 01: clock rate ÷ 4 10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:1	1	ENT4	Enable Timer 4: When set to 1, this bit enables Timer 4.
1/9/0:1 1/9/0:0	0 7	T3DIV1 T3DIV0	Timer 3 Division Mode: These bits 0 and 7 contain a binary code that controls the clock division ratio for Timer 3, as follows:
			00: no divide 01: clock rate ÷ 4 10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:0	6	ENT3	Enable Timer 3: When set to 1, this bit enables Timer 2.
1/9/0:0	5-4	T2DIV(1-0)	Timer 2 Division Mode: These bits 5-4 contain a binary code that controls the clock division ratio for Timer 2, as follows:
			00: no divide 01: clock rate ÷ 4 10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:0	3	ENT2	Enable Timer 4: When set to 1, this bit enables Timer 2.
1/9/0:0	2-1	T1DIV(1-0)	Timer 1 Division Mode: These bits 2-1 contain a binary code that controls the clock division ratio for Timer 1, as follows:
			00: no divide 01: clock rate ÷ 4 10: clock rate ÷ 16 11: clock rate ÷ 64
1/9/0:0	0	ENT1	Enable Timer 1: When set to 1, this bit enables Timer 1.

et4U.com

DataShe

RP Register Map No. 2

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	R/W									
1/8/0	R/W				Timor 1 /	(22 hita)				
1/6/0	R/W				Timer 1 (SZ DIIS)				
	R/W									
	R/W									
1/8/1	R/W			Timer 2 preload value						
1/0/1	R/W									
	R/W									

DATA SHEET



DataShe

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	R/W								
1/8/2	R/W				Timer 2 (32 bits)			
	R/W					,			
	R/W								
	R/W				Timer 3 pre	load value			
1/8/3	R/W				Tillier 5 pre	ioau vaiue			
1/0/3	R/W				Timer 3 (16 hite)			
	R/W				Tilliel 5 (TO DIES)			
	R/W				Timer 4 nre	load value			
1/8/4	R/W		Timer 4 preload value						
17074	R/W				Timer 4 (16 hite)			
	R/W		Timer 4 (16 bits)						
	R/W								
1/8/5	R/W		RESERVED						
1/0/0	R/W								
	R/W		RESE	RVED			Timer Sta	tus (3-0)	

et4U.com

RP Bit Descriptions No. 2

DataSheet4LL com

Address:Byte	Bit	Symbol	Description
1/8/0:3-0	7-0	Timer 1	Timer 1: This is a 32-bit rollover timer.
1/8/1:3-0	7-0	Timer 2 Preload	Timer 2 Preload Value: The 32-bit Timer 2 will initially start with this value, and loads this value in after rollover.
1/8/2:3-0	7-0	Timer 2	Timer 2: This is a 32-bit rollover timer.
1/8/3:3-2	7-0	Timer 3 Preload	Timer 3 Preload Value: The 16-bit Timer 3 will initially start with this value, and loads this value in after rollover.
1/8/3:1-0	7-0	Timer 3	Timer 3: This is a 16-bit rollover timer.
1/8/4:3-2	7-0	Timer 4 Preload	Timer 4 Preload Value: The 16-bit Timer 4 will initially start with this value, and loads this value in after rollover.
1/8/4:1-0	7-0	Timer 4	Timer 4: This is a 16-bit rollover timer.
1/8/5:0	3-0	Timer Status	Timer Status: These four bits (3-0) indicate the rollover events of the four Timers (4-1). A 1 indicates Timer rollover. These status bits do not clear automatically but must be reset to 0 by writing to the register.

DataSheet4U.com www.DataSheet4U.com

TXC-05810-MB Ed. 3, June 2001

DATA SHEET

ASPEN TXC-05810

RP Register Map No. 3

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	R/W	RESERVED		CNRAMA	DDR(3-0)		CNW	CNR	PORH
0/5/0	R/W	CRCD	CCRC	QMMO	MIHMU	MILMU	MIHFLSH	MILFLSH	QMFLSH
0/3/0	R/W	RESERVED		MIMD	H(3-0)		MIMDL(4-2)		
	R/W	MIMD	L(1-0)		QMM	D(3-0)		ENCRC10	QMOM

RP Bit Descriptions No. 3

Address:Byte	Bit	Symbol	Description
0/5/0:3	6-3	CNRAMADDR(3-0)	Congestion/NACK RAM Address: These four bits identify the RAM address for which the read or write operation will occur.
0/5/0:3	2	CNW	Congestion/NACK Write: Writing a 1 to this bit results in a write operation to the address pointed to by CNRAMADDR. This bit is automatically reset to 0 when the operation is completed. The data will be read from register 0/4/3, described in the next section.
0/5/0:3	1	CNR	Congestion/NACK Read: Writing a 1 to this bit results in a aread operation from the address pointed to by CNRAMADDR. This bit is automatically reset to 0 when the operation is completed. The data will be written to register 0/4/3, described in the next section.
0/5/0:3	0	PORH	Pass On-chip Routing Header: Passes On-chip Routing Header (ORH) through to memory interface. Valid only when control bit ACIP is set to 0. This bit is for internal TranSwitch use only.
0/5/0:2	7	CRCD	CRC Done: Indication from Queue Manager that one memory read has been completed and the CRC calculated. Residual available and valid in Queue Manager registers 0/4/5 and 0/4/6. This bit is for internal TranSwitch use only.
0/5/0:2	6	CCRC	Calculate CRC: Indication that data received back from a memory read is cell data and should have CRC-32/-10 calculated on it. This bit is for internal TranSwitch use only.
0/5/0:2	5	QMMO	Queue Manager Mailbox Overflow: Indication that the rate processor has attempted to write more words than are available in QM. Does not interrupt processor; intended for use in software debug. This bit is for internal TranSwitch use only.
0/5/0:2	4	MIHMU	High Priority Mailbox Memory Interface Underflow: Indication that the rate processor has attempted to read more words than are available in Memory Interface (MI). Does not interrupt processor; intended for use in software debug. This bit is for internal TranSwitch use only.

et4U.com

DataShe

DATA SHEET



Address:Byte	Bit	Symbol	Description
0/5/0:2	3	MILMU	Low Priority Mailbox Memory Interface Underflow: Indication that the rate processor has attempted to read more words than are available in Memory Interface (MI). Does not interrupt processor; intended for use in software debug. This bit is for internal TranSwitch use only.
0/5/0:2	2	MIHFLSH	Flush High Priority Memory Interface Mailbox: This bit is for internal TranSwitch use only.
0/5/0:2	1	MILFLSH	Flush Low Priority Memory Interface Mailbox: This bit is for internal TranSwitch use only.
0/5/0:2	0	QMFLSH	Flush Queue Manager Mailbox: This bit is for internal TranSwitch use only.
0/5/0:1	6-3	MIMDH(3-0)	Memory Interface Mailbox Depth High Priority: Code to indicate how many messages are in the MI high priority mailbox. Each message is of variable length, with length indicated by the first word. Queue Manager maintains the depth, popping a new word each time the Rate Processor reads from register 0/4/1. When a complete message is read out, the Queue Manager will decrement the message depth. These bits are for internal TranSwitch use only.
0/5/0:1 0/5/0:0	2-0 7-6	MIMDL(4-2) MIMDL(1-0)	Memory Interface Mailbox Depth Low Priority: Code to indicate how many messages are in the MI low priority mailbox. Each message is of variable length, with length indicated by the first word. Queue Manager maintains the depth, popping a new word each time the Rate Processor reads from register 0/4/2. When a complete message is read out, the Queue Manager will decrement the message depth. These bits are for internal TranSwitch use only.
0/5/0:0	5-2	QMMD(3-0)	Queue Manager Mailbox Depth: Code to indicate how many messages are in the Queue Manager (QM) mailbox. Decremented as each message is read out. These bits are for internal TranSwitch use only.
0/5/0:0	1	ENCRC10	Enable CRC-10: When set to 1, CRC-10 calculation mode is enabled. When set to 0, CRC-32 calculation mode is enabled. This bit is for internal TranSwitch use only.
0/5/0:0	0	QMOM	Queue Manager Outgoing Mail: Set by rate processor when there is a message or messages in the QM mailbox. Reset by QM after the MI is notified of the message presence. This bit is for internal TranSwitch use only.

RP Register Map No. 4

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	R/W								
0/4/0	R/W		OM Mailhay(24.0)						
0/4/0	R/W	QM_Mailbox(31-0)							
	R/W								
4U.com									www.Da

TXC-05810-MB

Ed. 3, June 2001

- 152 of 178 -

DataSheet4U.com

et4U.com

DataShe

____ DATA SHEET

ASPEN TXC-05810

DataShe

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	R/W										
0/4/1	R/W		MI_HI_Mailbox(31-0)								
0/4/1	R/W										
	R/W										
	R/W										
0/4/2	R/W				MI_LO_Mai	ilhov(31-0)					
0/4/2	R/W				IVII_LO_IVIA	IIDOX(31-0)					
	R/W										
	R/W	CONG0	NACK0	CONG1	NACK1	CONG2	NACK2	CONG3	NACK3		
0/4/3	R/W	CONG4	NACK4	CONG5	NACK5	CONG6	NACK6	CONG7	NACK7		
0/4/3	R/W	CONG8	NACK8	CONG9	NACK9	CONG10	NACK10	CONG11	NACK11		
	R/W	CONG12	NACK12	CONG13	NACK13	CONG14	NACK14	CONG15	NACK15		
	R/W										
0/4/4	R/W				Tail_ORI	H(31₌0)					
0/4/4	R/W				Idii_OIN	11(31-0)					
	R/W										
	R/W										
0/4/5	R/W			DataSheet4	lU.com CRC32_Res	sidual(21 0)					
0/4/3	R/W				CNC32_Nes	siduai(31-0)					
	R/W										
	R/W				RESEI	OVED					
0/4/6	R/W				KESEI	₹ ∇₽₽					
0/4/6	R/W							CRC-	10(1-0)		
	R/W				CRC-10 Res	sidual (7-0)					

et4U.com

RP Bit Descriptions No. 4

Address:Byte	Bit	Symbol	Description
0/4/0:3 0/4/0:2 0/4/0:1 0/4/0:0	7-0 7-0 7-0 7-0	QM_Mailbox(31-24) QM_Mailbox(23-16) QM_Mailbox(15-8) QM_Mailbox(7-0)	Queue Manager Mailbox: For deposit of mail to memory interface. The depth of the mailbox is 8 words. The mailbox is managed as a FIFO. These bits are for internal TranSwitch use only.
0/4/1:3 0/4/1:2 0/4/1:1 0/4/1:0	7-0 7-0 7-0 7-0	MI_HI_Mailbox(31-24) MI_HI_Mailbox(23-16) MI_HI_Mailbox(15-8) MI_HI_Mailbox(7-0)	Memory Interface Mailbox For High Priority Messages: For receipt of mail from memory interface. The depth of the mailbox is 16 words. These bits are for internal TranSwitch use only.
0/4/2:3 0/4/2:2 0/4/2:1 0/4/2:0	7-0 7-0 7-0 7-0	MI_LO_Mailbox(31-24) MI_LO_Mailbox(23-16) MI_LO_Mailbox(15-8) MI_LO_Mailbox(7-0)	Memory Interface Mailbox For Low Priority Messages: For receipt of mail from memory interface. The depth of the mailbox is 32 words. These bits are for internal TranSwitch use only.

DataSheet4U.com www.DataSheet4U.com

TXC-05810-MB Ed. 3, June 2001

DATA SHEET



Address:Byte	Bit	Symbol	Description
0/4/3:3	7,5,3,1	CONG(0-3)	Congestion/NACK Status Indications: These 16 bit-pairs
0/4/3:2	7,5,3,1	CONG(4-7)	are used in conjunction with the control registers CNR,
0/4/3:1	7,5,3,1	CONG(8-11)	CNW, and CNRAMADDR described above. The CONG/
0/4/3:0	7,5,3,1	CONG12-15)	NACK bits will contain the data bits to be written to the
0/4/3:3	6,4,2,06	NACK(0-3)	Congestion/NACK RAM at the address specified by
0/4/3:2	,4,2,0	NACK(4-7)	CNRAMADDR when a write operation is performed (CNW
0/4/3:1	6,4,2,06	NACK(8-11)	set to 1), and will contain the data bits read from the RAM
0/4/3:0	,4,2,0	NACK12-15)	at CNRAMADDR when a read operation is performed
			(CNR set to 1).
0/4/4:3	7-0	Tail_ORH(31-24)	On-chip Routing Header at tail of Traffic Outbound Header
0/4/4:2	7-0	Tail_ORH(23-16)	FIFO, if ACIP=0 this value can be modified. These bits are
0/4/4:1	7-0	Tail_ORH(15-8)	for internal TranSwitch use only.
0/4/4:0	7-0	Tail_ORH(7-0)	
0/4/5:3	7-0	CRC32_Residual(31-24)	Residual from last CRC-32 calculation. These bits are for
0/4/5:2	7-0	CRC32_Residual(23-16)	internal TranSwitch use only.
0/4/5:1	7-0	CRC32_Residual(15-8)	•
0/4/5:0	7-0	CRC32_Residual(7-0)	
0/4/6:1	1-0	CRC-10(1-0)	These bits are for internal TranSwitch use only.
0/4/6:0	7-0	CRC-10 Residual (7-0)	Residual from last CRC-10 calculation. These bits are for internal TranSwitch use only.

et4U.com

RP Register Map No. 5

R/W

PP/				DataSh	eet4U.com					
Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	R/W		RESERVED							
0/7/1D	R/W		RESE	RVED			WDTIME	R(19-16)		
0/1/10	R/W		WDTIMER(15-8)							
	R/W		WDTIMER(7-0)							
	R/W									
0/7/1E	R/W				RESE	RVED				
0/1/1L	R/W									
	R/W			RESERVED			WDCLR	WDEXP	WDENT	
	R/W	S/C	S/C Update Mask (14-8)							
0/7/1F	R/W		·		Update Ma	ask (7-0)	·	·		
0/1/16	R/W	RESERVED				Event (14-8))			

DataShe

DataSheet4U.com www.DataSheet4U.com

Event (7-0)

et4U.com

TRANSWITCH'

DATA SHEET

ASPEN TXC-05810

RP Bit Descriptions No. 5

Address:Byte	Bit	Symbol	Description
0/7/1D:2 0/7/1D:1 0/7/1D:0	3-0 7-0 7-0	WDTIMER(19-16) WDTIMER(15-8) WDTIMER(7-0)	Watchdog Timer: This field is a 20-bit timer. When enabled (by control bit WDENT = 1, see below), the watchdog timer will count up at the PCLK clock rate. If the timer is not reset by WDCLR, the timer will expire (all 1s). When the timer expires, the ASPEN device will be forced into a restart state, and will reload boot firmware. Note: When debug mode is active, and the Rate Processor is in a frozen state, the watchdog timer is also in a frozen state.
0/7/1E:0	2	WDCLR	Watchdog Clear: When this bit is set to 1, the watchdog timer is cleared, and then the bit is automatically reset to 0. This bit is initialized to 0 at reset.
0/7/1E:0	1	WDEXP	Watchdog Expired: This bit becomes set to 1 when the watchdog timer expires (all 1s). It is reset to 0 only when a hardware reset is performed (lead RESET low).
0/7/1E:0	0	WDENT	Watchdog Timer Enable: When this bit is set to 1, the watchdog timer is enabled. Once set to 1, the watchdog timer cannot be disabled except by a hardware or firmware reset (leads RESET or FWRST low).
0/7/1F:3	7	S/C	Set/Clear: When this bit is set to 1, all Update Maskn bits (n=14-0) which are set to 0 will cause the corresponding Eventn bit to be set to 1. When this bit is set to 0, all Update Maskn bits (n=14-0) which are set to 0 will cause the corresponding Eventn bit to be set to 0. This bit is for internal TranSwitch use only.
0/7/1F:3 0/7/1F:2	6-0 7-0	Update Mask (14-8) Update Mask (7-0)	Update Mask: When an individual Update Mask bit is set to 1, the corresponding Event bit is not modified. These bits are for internal TranSwitch use only.
0/7/1F:1 0/7/1F:0	6-0 7-0	Event (14-8) Event (7-0)	Event: Latched Event status. These bits are for internal TranSwitch use only.

RP Register Map No. 6

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	R/W		RESET						
0/6/0	R		PN(15-8)						
0/6/0	R		PN(7-0)						
	R		VER	(3-0)			ML((3-0)	
	R		GROW	TH(3-0)			MID(11-8)	
0/6/1	R				MID	(7-0)			
0/6/1	R/W		Reserved						
	R/W								

DataSheet4U.com www.DataSheet4U.com

DataShe

TXC-05810-MB Ed. 3, June 2001

DATA SHEET



PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	R/W			UA(4-0)				CRC4I	HIFI				
0/0/0	R/W	U16/32A	U16/32B		ONLINE	MASTERA	MASTERB	CBDII	R(1-0)				
0/6/2	R/W				NGTIM	ER(7-0)							
	R/W	0	FRNACK	TRHCRCG	TRHCRCC	ARBRST	EMPFLB	0	FRCCNG				
	R/W				IHSHMAS	SK3(15-8)	l	L	l				
0/0/0	R/W				IHSHMA	SK3(7-0)							
0/6/3	R/W		IHSHMASK2(15-8)										
	R/W				IHSHMA	SK2(7-0)							
	R/W				IHSHMAS	SK1(15-8)							
0/6/4	R/W				IHSHMA	SK1(7-0)							
0/6/4	R/W		EHSHMASK3(15-8)										
	R/W				EHSHMA	SK3(7-0)							
	R/W				EHSHMA	SK2(15-8)							
OIGIE	R/W				EHSHMA	SK2(7-0)							
0/6/5	R/W		EHSHMASK1(15-8)										
	R/W	EHSHMASK1(7-0)											
	R/W			СВРОВ	CBRPB1	CBRPB0	CBPOA	CBRPA1	CBRPA0				
0/6/6	R/W			DataSl	reet4U.con	1	1	0	0				
0/6/6	R/W		EHSHF	T(3-0)	•		IHSHS	FT(3-0)					
	R/W	EDIRECT	IDIRECT	SBZ	(1-0)	SDW	HSTSZ	HST16K	HSTDW				
0/6/7	R	CBNACKB	CBCONGB			CBIDB(4-0)			CBBIP8B				
	R	CBCRC4 TRHB	CBCRC4 CRHB	CBNO GRTB	CBLOFB	CBLORCB	CBLOWCB	CBOFLWB	CBOQEB				
	R	CBNACKA	CBCONGA		CBIDA(4-0))		CBBIP8A				
	R	CBCRC4 TRHA	CBCRC4 CRHA	CBNO GRTA	CBLOFA	CBLORCA	CBLOWCA	CBOFLWA	CBOQEA				
	R/W				RESE	RVED		•					
	R/W		RESE	RVED			CBBURSTI	LEN1B(4-1)					
0/6/8	R/W	CBBURST LEN1B0		СВЕ	BURSTID1B	(4-0)		CBBURSTI	_EN0B(4-3)				
	R/W	CBBU	JRSTLEN0B	(2-0)		CBE	BURSTID0B	(4-0)					
	R/W				RESE	RVED							
	R/W	RESERVED CBBURSTLEN1A(LEN1A(4-1)					
0/6/9	R/W	W CBBURST CBBURSTID1A(4-0)						CBBURSTLEN0A(4-3)					
	R/W	CBBI	CBBURSTLEN0A(2-0) CBBURSTID0A(4-0)										
	R/W				RESE	RVED							
0/0/4	R/W		C/NT	AGB			C/N7	ΓAGA					
0/6/A	R/W				BURS	TARRESTT	H(4-0)		BRSTAA				
	R/W	BUI	RST_BACKC	FF			RESERVED)	•				

et4U.com

www.DataSheet4U.com

DataShe

____ DATA SHEET

ASPEN TXC-05810

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	R					TE0FIL	.L(11-6)	T			
0/6/B	R			TE0FII	LL(5-0)			TE2FILI	_(17-16)		
0, 0, 2	R				TE2FIL	L(15-0)					
	R										
	R					TE1FIL	L(11-6)	T			
0/6/C	R		TE1FILL(5-0) TE3FILL(17-16								
	R				TE3FIL	L(15-0)					
	R			1							
	R			0505	11 (= 0)	CEOFIL	L(11-6)	050511	(47.40)		
0/6/D	R			CE0FI	LL(5-0)			CE2FIL	L(17-16)		
	R				CE2FIL	L(15-0)					
	R			1		054511	1 (44.0)				
	R			0545	11 (5.0)	CETFIL	L(11-6)	OF 2 FILL	(47.40)		
0/6/E	R R			CETFI	LL(5-0)			CE3FIL	L(17-16)		
	R				CE3FIL	L(15-0)					
	R/W		RESERVED DataSheet4U.com								
0/6/F	R/W										
	R/W				IHOFL	.(28-0)					
	R/W										
	R/W										
0/6/10	R/W				RESE	RVED					
	R/W										
	R/W										
	R/W										
0/6/11	R/W				RESE	RVED					
	R/W										
	R/W										
	R/W R/W				RESE	חערה					
0/6/12	R/W				KESE	KVED					
	R/W	RESERVED AVAIL							AVAIL		
			DE0ED\/ED		TESERVEL	,			AVAIL		
	R/W		RESERVED	1]						
0/6/13	R/W										
	R/W CHOFL(28-0)										
	R/W										

et4U.com

www.DataSheet4U.com

DataShe

DATA SHEET



DataShe

PP/ Page No./ Reg Addr	Mode	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0					
	R/W													
0/6/1C	R/W													
0/0/10	R/W		RESERVED											
	R/W													
	R/W													
0/6/1D	R/W		RESERVED											
0/0/10	R/W													
	R/W			OP-to	o-RP mailb	ox register	(7-0)							
	R/W													
0/6/1E	R/W	DESERVED												
0/0/12	R/W		RESERVED											
	R/W													
	R/W	Port 15 UT	OPIA Sent	Port 14 UT	OPIA Sent	Port 13 UT	OPIA Sent	Port 12 UT	OPIA Sent					
0/6/15	R/W	Port 11 UT	OPIA Sent	Port 10 UT	OPIA Sent	Port 9 UT	OPIA Sent	Port 8 UT	OPIA Sent					
0/6/1F	R/W	Port 7 UTO	OPIA Sent	Port 6 UT	OPIA Sent	Port 5 UT	OPIA Sent	Port 4 UT	OPIA Sent					
	R/W	Port 3 UTO	OPIA Sent	Port 2 UT	OPIA Sent	Port 1 UT	OPIA Sent	Port 0 UT	OPIA Sent					

et4U.com

DataSheet4U.com

RP Bit Descriptions No. 6

Address:Byte	Bit	Symbol	Description
0/6/0:3	7-0	RESET	Software Initiated RP Reset: Writing a 91 Hex into this location will generate a software reset to the RP subsystem. Writing other than 91 Hex to this location will remove the RP subsystem from the reset state.
0/6/0:2 0/6/0:1	7-0 7-0	PN(15-8) PN(7-0)	Part Number: Read-only register containing the 16-bit binary equivalent of the 5-digit TranSwitch part identification number of the ASPEN device (05810).
0/6/0:0	7-4	VER(3-0)	Version Number: Read-only register containing the 4-bit binary equivalent of the version number of the ASPEN device (0).
0/6/0:0	3-0	ML(3-0)	Mask Level: Read-only register containing the 4-bit binary equivalent of the mask level of the ASPEN device (2).
0/6/1:3	7-4	GROWTH(3-0)	Growth Field: Read-only register containing the 4-bit binary equivalent of the growth field value of the ASPEN device (0).
0/6/1:3 0/6/1:2	3-0 7-0	MID(11-8) MID(7-0)	Manufacturer Identity: This is a read-only 12-bit register containing the 11-bit binary equivalent of the component manufacturer's identity of TranSwitch (6B Hex) followed by a 1 in the LSB, MID0.

____ DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
0/6/2:3	7-3	UA(4-0)	User-number Assignment: This is the 5-bit binary equivalent of the number assigned to identify the ASPEN device as an addressable user of the <i>CellBus</i> . It mirrors the value of control straps UA(4-0).
0/6/2:3	1	CRC4I	Inverted CRC4: When set to 1, the CRC-4 calculation is inverted to produce an incorrect CRC-4 value for the <i>CellBus</i> Routing Header. This bit is intended for test purposes.
0/6/2:3	0	HIFI	Host Interface Inhibit: Used to sequence messages received from the host interface with host extraction cells in the RP. This bit is for internal TranSwitch use only.
0/6/2:2	7	U16/32A	Maximum number of <i>CellBus</i> devices on <i>CellBus</i> A: This bit controls the maximum number of <i>CellBus</i> devices that can be connected to the <i>CellBus</i> A. When set to 1 there can be 16 devices, or 32 when set to 0. This bit is effective only if the lead ENARBA is low.
0/6/2:2	6	U16/32B	Maximum number of <i>CellBus</i> devices on <i>CellBus</i> B: This bit controls the maximum number of <i>CellBus</i> devices that can be connected to the <i>CellBus</i> B. When set to 1 there can be 16 devices, or 32 when set to 0. This bit is effective only if the lead ENARBB is low.
0/6/2:2	4	ONLINE	Online Select: When this bit is set to 1, it enables reception of cells from both <i>CellBus</i> buses.
0/6/2:2	3	MASTERA	Bus Master for CellBus A: This bit reflects the state of lead ENARBA, with values of 1 for low and 0 for high.
0/6/2:2	2	MASTERB	Bus Master for CellBus B: This bit reflects the state of lead ENARBB, with values of 1 for low and 0 for high.
0/6/2:2	1-0	CBDIR(1-0)	CellBus Director Control: These bits are used to determine on which CellBus an incoming cell is transferred, according to the following values of bits 1,0:
			00: Firmware controlled 01: <i>CellBus</i> A 10: <i>CellBus</i> B 11: Reserved
0/6/2:1	7-0	NGTIMER(7-0)	No Grant Timer: This is an 8-bit preset value for the time- out counter used for the bus access timer. If the timer expires after a request is made, and before a grant is received, alarm bit NOGRT for the corresponding <i>CellBus</i> is set. The count units are bus frame cycles.
0/6/2:0	6	FRNACK	Force No Acknowledge: When this bit is set to 1 it forces transmission of a No Acknowledge indication (NACK) on the <i>CellBus</i> (for all cells on both A and B buses).
0/6/2:0	5	TRHCRCG	Tandem Routing Header CRC-4 Generate: When this bit is set to 0, it enables generation of a CRC-4 across bits 15-4 of the outgoing Tandem Routing Header and placement of this CRC-4 in bits 3-0 of this Header.

et4U.com

DataShe

www.DataSheet4U.com

DATA SHEET



Address:Byte	Bit	Symbol	Description						
0/6/2:0	4	TRHCRCC	Tandem Routing Header CRC-4 Check: When this bit is set to 0, it enables checking of a CRC-4 across bits 15-4 of the incoming Tandem Routing Header for comparison with the CRC-4 in bits 3-0 of this Header.						
0/6/2:0	3	ARBRST	Arbiter Reset: When this bit is set to 1, it synchronously resets both <i>CellBus</i> arbiters to their home state. All other logic of the device is unaffected. This bit must be set to 0 for normal operation of the device.						
0/6/2:0	2	EMPFLB	Empty/Full Bar: When this bit is set to 1, the CBOQSVC interrupt will occur on Outbound FIFO Empty. When set to 0, this interrupt occurs on Outbound FIFO Full.						
0/6/2:0									
0/6/3:3 0/6/3:2	7-0 7-0	IHSHMASK3(15-8) IHSHMASK3(7-0)	Ingress Hashing Mask 3: This is a 16-bit hashing index mask used to control the number of significant bits in the generated ingress hash index, which is used when the hashing method for ingress header lookup is selected.						
0/6/3:1 0/6/3:0	7-0 7-0	IHSHMASK2(15-8) IHSHMASK2(7-0)	Ingress Hashing Mask 2: This is a 16-bit VPI mask used when the hashing method for ingress header lookup is selected.						
0/6/4:3 0/6/4:2	7-0 7-0	IHSHMASK1(15-8) IHSHMASK1(7-0)	Ingress Hashing Mask 1: This is a 16-bit VCI mask used when the hashing method for ingress header lookup is selected.						
0/6/4:1 0/6/4:0	7-0 7-0	EHSHMASK3(15-8) EHSHMASK3(7-0)	Egress Hashing Mask 3: This is a 16-bit hashing index mask used to control the number of significant bits in the generated egress hash index, which is used when the hashing method for egress header lookup is selected.						
0/6/5:3 0/6/5:2	7-0 7-0	EHSHMASK2(15-8) EHSHMASK2(7-0)	Egress Hashing Mask 2: This is a 16-bit VPI mask used when the hashing method for egress header lookup is selected.						
0/6/5:1 0/6/5:0	7-0 7-0	EHSHMASK1(15-8) EHSHMASK1(7-0)	Egress Hashing Mask 1: This is a 16-bit VCI mask used when the hashing method for egress header lookup is selected.						
0/6/6:3	5	СВРОВ	CellBus Request Priority Override for Bus B: When this bit is set to 1, the CellBus B request priority is based on the value of control bits CBRPB(1-0) below. When it is 0, the value in the CellBus Routing Header CRC-4 field used.						
0/6/6:3	4-3	CBRPB(1-0)	CellBus Request Priority for Bus B: This is a 2-bit value used to determine the request priority for a cell in the CellBus egress queue for CellBus B when control bit CBPOB is set to 1. The priority is set by the value of bits 4,3 as shown below:						
			00: No request 01: Low Priority 10: Medium Priority 11: High Priority						

et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description
0/6/6:3	2	CBPOA	CellBus Request Priority Override for Bus A: When this bit is set to 1, the CellBus A request priority is based on the value of control bits CBRPA(1-0) below. When it is 0, the value in the CellBus Routing Header CRC-4 field used.
0/6/6:3	1-0	CBRPA(1-0)	CellBus Request Priority for Bus A: This is a 2-bit value used to determine the request priority for a cell in the CellBus egress queue for CellBus A when control bit CBPOA is set to 1. The priority is set by the value of bits 1,0 as shown below:
			00: No request 01: Low Priority 10: Medium Priority 11: High Priority
0/6/6:1	7-4	EHSHSFT(3-0)	Egress Hash Shift: This is a 4-bit field that is used in conjunction with EHSHMASK1 and EHSHMASK2 to control hash index generation. It is used when the hashing method for egress header lookup is selected.
0/6/6:1	3-0	IHSHSFT(3-0)	Ingress Hash Shift: This is a 4-bit field that is used in conjunction with IHSHMASK1 and IHSHMASK2 to control hash index generation. It is used when the hashing method for ingress header lookup is selected.
0/6/6:0	7	EDIRECT Da	Egress Direct Lookup: When this bit is set to 1, a direct lookup mechanism is used for egress header lookup. When it is set to 0, a hash-based lookup method is used.
0/6/6:0	6	IDIRECT	Ingress Direct Lookup: When this bit is set to 1, a direct lookup mechanism is used for ingress header lookup. When it is set to 0, a hash-based lookup method is used.
0/6/6:0	5-4	SBZ(1-0)	Bank Size: This is a 2-bit field that is used to specify the bank size of the memory used. These control bits also specify the function of the SCE2 and SCE2 output leads. See the Block Diagram Description - SSRAM Memory Interface section.
0/6/6:0	3	SDW	SSRAM Interface Data Bus Width: This bit controls the width of the SSRAM interface memory. A value of 0 selects 32-bit, 1 selects 64-bit.
0/6/6:0	2	HSTSZ	Host Interface Mailbox Size: This bit controls the depth of a host mailbox. A value of 0 selects 64 words, 1 selects 256 words.
0/6/6:0	1	HST16K	Host Interface Dual Port Memory Size: This bit controls the depth of the Host Interface memory. A value of 0 selects 16k bits, 1 selects 64k bits.
0/6/6:0	0	HSTDW	Host Interface Data Bus Width: This bit controls the width of the Host Interface memory. A value of 0 selects 8 bits, 1 selects 16 bits.
0/6/7:3	7	CBNACKB	CellBus No Acknowledge on Bus B: This bit is set to 1 when a No Acknowledge is reported after a transfer in the CellBus B receiver (i.e., wait for acknowledgment times out).

et4U.com

DataShe

DATA SHEET



Address:Byte	Bit	Symbol	Description
0/6/7:3	6	CBCONGB	CellBus Congestion on Bus B: This bit is set to 1 when congestion is reported after a transfer in the CellBus B receiver.
0/6/7:3	5-1	CBIDB(4-0)	CellBus ID of Congested or NACK'ed queue on bus B: This 5-bit field contains the CellBus ID (user number) for CellBus B of the CellBus device reporting congestion or no acknowledge on CellBus B.
0/6/7:3	0	CBBIP8B	CellBus BIP-8 Error on Bus B: This bit is set to 1 when a BIP-8 error occurs in the CellBus B receiver
0/6/7:2	7	CBCRC4TRHB	CellBus Tandem Routing Header CRC-4 Error on Bus B: This bit is set to 1 when a Tandem Routing Header CRC-4 error occurs in the CellBus B receiver.
0/6/7:2	6	CBCRC4CRHB	CellBus Routing Header CRC-4 Error on Bus B: This bit is set to 1 when a CellBus Routing Header CRC-4 error occurs in the CellBus B receiver.
0/6/7:2	5	CBNOGRTB	CellBus Grant Timeout on Bus B: When set to 1 this bit indicates that no bus access grant has been received by the inlet side, after a bus access request, within a time established by register NGTIMER.
0/6/7:2	4	CBLOFB	CellBus Loss of Frame on Bus B: This bit is set to 1 if there are two consecutive missing CellBus B frame pulses in 32-user mode (U16/32B set to 0), and four consecutive missing CellBus frame pulses in 16-user mode (U16/32B set to 1).
0/6/7:2	3	CBLORCB	CellBus Loss of Read Clock on Bus B: This bit is set to 1 if the CellBus B read clock is not present for more than the equivalent of 32 clock cycles.
0/6/7:2	2	CBLOWCB	CellBus Loss of Write Clock on Bus B: This bit is set to 1 if the CellBus B write clock is not present for more than the equivalent of 32 clock cycles.
0/6/7:2	1	CBOFLWB	CellBus Inlet FIFO Overflow for Bus B: This bit is set to 1 if the CellBus inlet FIFO for bus B overflows.
0/6/7:2	0	CBOQEB	CellBus Outbound Queue Empty/Full for Bus B: - CellBus B egress requires servicing, status indicates either empty or full according to value of control bit EMPFLB.
0/6/7:1	7	CBNACKA	CellBus No Acknowledge on Bus A: This bit is set to 1 when a No Acknowledge is reported after a transfer in the CellBus A receiver (i.e., wait for acknowledgment times out).
0/6/7:1	6	CBCONGA	CellBus Congestion on Bus A: This bit is set to 1 when congestion is reported after a transfer in the CellBus A receiver.
0/6/7:1	5-1	CBIDA(4-0)	CellBus ID of Congested or NACK'ed queue on bus A: This 5-bit field contains the CellBus ID (user number) for CellBus A of the CellBus device reporting congestion or no acknowledge on CellBus A.
0/6/7:1	0	CBBIP8A	CellBus BIP-8 Error on Bus A: This bit is set to 1 when a BIP-8 error occurs in the CellBus A receiver

et4U.com

DataShe

www.DataSheet4U.com

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description					
0/6/7:0	7	CBCRC4TRHA	CellBus Tandem Routing Header CRC-4 Error on Bus A: This bit is set to 1 when a Tandem Routing Header CRC-4 error occurs in the CellBus A receiver.					
0/6/7:0	6	CBCRC4CRHA	CellBus Routing Header CRC-4 Error on Bus A: This bit is set to 1 when a CellBus Routing Header CRC-4 error occurs in the CellBus A receiver.					
0/6/7:0	5	CBNOGRTA	CellBus Grant Timeout on Bus A: When set to 1 this bit indicates that no bus access grant has been received by the inlet side, after a bus access request, within a time established by NGTIMER(7-0) in register 0/6/2.					
0/6/7:0	4	CBLOFA	CellBus Loss of Frame on Bus A: This bit is set to 1 if there are two consecutive missing CellBus A frame pulses in 32-user mode (U16/32A set to 0), and four consecutive missing CellBus frame pulses in 16-user mode (U16/32A set to 1).					
0/6/7:0	3	CBLORCA	CellBus Loss of Read Clock on Bus A: This bit is set to 1 if the CellBus A read clock is not present for more than the equivalent of 32 clock cycles.					
0/6/7:0	2	CBLOWCA	CellBus Loss of Write Clock on Bus A: This bit is set to 1 if the CellBus A write clock is not present for more than the equivalent of 32 clock cycles.					
0/6/7:0	1	CBOFLWA	CellBus Inlet FIFO Overflow for Bus A: This bit is set to 1 if the CellBus inlet FIFO for bus A overflows.					
0/6/7:0	0	CBOQEA	CellBus Outbound Queue Empty/Full for Bus A: - CellBus A egress requires servicing, status indicates either empty or full according to value of control bit EMPFLA.					
0/6/8:2 0/6/8:1	3-0 7	CBBURSTLEN1B(4-1) CBBURSTLEN1B0	CellBus Burst Length for No. 1 Burst-Monitored device on Bus B: This 5-bit field defines a number that is approximately equivalent to the congestion level experienced at the No. 1 burst-monitored ASPEN device on CellBus B that is identified by CBBURSTID1B(4-0). This field is a counter that is incremented for every consecutive cell directed to this device from CellBus B, and is decremented twice for every frame in which no cells arrive at this ASPEN device from CellBus B. The counter saturates at values of 31 and 0.					
0/6/8:1	6-2	CBBURSTID1B(4-0)	CellBus ID (user number) of No. 1 Burst-Monitored Device for Bus B: This 5-bit field is the bus B ID (user number) of No. 1 of two ASPEN devices that are currently being traced by the Burst Monitor to quantify congestion levels for use in access grant decisions by the local arbiter block on CellBus B.					

et4U.com

DataShe

DATA SHEET



Address:Byte	Bit	Symbol	Description						
0/6/8:1 0/6/8:0	1-0 7-5	CBBURSTLEN0B(4-3) CBBURSTLEN0B(2-0)	CellBus Burst Length for No. 0 Burst-Monitored device on Bus B: This 5-bit field defines a number that is approximately equivalent to the congestion level experienced at the No. 0 burst-monitored ASPEN device on CellBus B that is identified by CBBURSTID0B(4-0). This field is a counter that is incremented for every consecutive cell directed to this device from CellBus B, and is decremented twice for every frame in which no cells arrive at this ASPEN device from CellBus B. The counter saturates at values of 31 and 0.						
0/6/8:0	4-0	CBBURSTID0B(4-0)	CellBus ID (user number) of No. 0 Burst-Monitored Device for Bus B: This 5-bit field is the bus B ID (user number) of No. 0 of two ASPEN devices that are currently being traced by the Burst Monitor to quantify congestion levels for use in access grant decisions by the local arbiter block on CellBus B.						
0/6/9:2 0/6/9:1	4-0 7	CBBURSTLEN1A(4-1) CBBURSTLEN1A0	CellBus Burst Length for No. 1 Burst-Monitored device on Bus A: This 5-bit field defines a number that is approximately equivalent to the congestion level experienced at the No. 1 burst-monitored ASPEN device on CellBus A that is identified by CBBURSTID1A(4-0). This field is a counter that is incremented for every consecutive cell directed to this device from CellBus A, and is decremented twice for every frame in which no cells arrive at this ASPEN device from CellBus A. The counter saturates at values of 31 and 0.						
0/6/9:1	6-2	CBBURSTID1A(4-0)	CellBus ID (user number) of No. 1 Burst-Monitored Device for Bus A: This 5-bit field is the bus A ID (user number) of No. 1 of two ASPEN devices that are currently being traced by the Burst Monitor to quantify congestion levels for use in access grant decisions by the local arbiter block on CellBus A.						
0/6/9:1 0/6/9:0	1-0 7-5	CBBURSTLEN0A(4-3) CBBURSTLEN0A(2-0)	CellBus Burst Length for No. 0 Burst-Monitored device on Bus A: This 5-bit field defines a number that is approximately equivalent to the congestion level experienced at the No. 0 burst-monitored ASPEN device on CellBus A that is identified by CBBURSTID0A(4-0). This field is a counter that is incremented for every consecutive cell directed to this device from CellBus A, and is decremented twice for every frame in which no cells arrive at this ASPEN device from CellBus A. The counter saturates at values of 31 and 0.						
0/6/9:0	4-0	CBBURSTID0A(4-0)	CellBus ID (user number) of No. 0 Burst-Monitored Device for Bus A: This 5-bit field is the bus A ID (user number) of No. 0 of two ASPEN devices that are currently being traced by the Burst Monitor to quantify congestion levels for use in access grant decisions by the local arbiter block on CellBus A.						

et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

Address:Byte	Bit	Symbol	Description					
0/6/A:2	7-4	C/NTAGB(3-0)	CONG/NACK Tag for <i>CellBus</i> B: This 4-bit field contains the lower nibble of a firmware-assigned tag for the cell which experienced either congestion or No Acknowledge during transfer across <i>CellBus</i> B.					
0/6/A:2	3-0	C/NTAGA(3-0)	CONG/NACK Tag for <i>CellBus</i> B: This 4-bit field contains the lower nibble of a firmware-assigned tag for the cell which experienced either congestion or No Acknowledge during transfer across <i>CellBus</i> A.					
0/6/A:1	5-1	BURSTARRESTTH(4-0)	Burst Arrest Threshold of Arbiter-Enabled Device: This 5-bit field defines the threshold for engagement of burst arrest in the ASPEN device that has its arbiter enabled for a <i>CellBus</i> bus. The default value to be used is 1FH.					
0/6/A:1	0	BRSTAA	Burst Arrest Arbiter Enable: When set to 1, this bit enables burst arrest.					
0/6/A:0	7-5	BURST_BACKOFF(2-0)	Burst Backoff: This three-bit field defines the number of <i>CellBus</i> frames for the arbiter to skip when the burst arrest is engaged. The default value to be used is 2H.					
0/6/B:3 0/6/B:2	5-0 7-2	TE0FILL(11-6) TE0FILL(5-0)	Terminal Egress Class 0 Fill of Queue Space: This 12-bit field is the count of the number of cell buffer spaces					
2/2/2			occupied by terminal (UTOPIA) egress queues of class 0.					
0/6/B:2 0/6/B:1	1-0 7-0	TE2FILL(17-16) TE2FILL(15-8)	Terminal Egress Class 2 Fill of Queue Space: This 18-bit					
0/6/B:0	7-0 7-0	TE2FILL(7-0) Dai	field is the count of the number of cell buffer spaces occupied by terminal (UTOPIA) egress queues of class 2.					
0/6/C:3 0/6/C:2	5-0 7-2	TE1FILL(11-6) TE1FILL(5-0)	Terminal Egress Class 1 Fill of Queue Space: This 12-bit field is the count of the number of cell buffer spaces occupied by terminal (UTOPIA) egress queues of class 1.					
0/6/C:2	1-0	TE3FILL(17-16)	Terminal Egress Class 3 Fill of Queue Space: This 18-bit					
0/6/C:1 0/6/C:0	7-0 7-0	TE3FILL(15-8) TE3FILL(7-0)	field is the count of the number of cell buffer spaces occupied by terminal (UTOPIA) egress queues of class 3.					
0/6/D:3	5-0	CE0FILL(11-6)	CellBus Egress Class 0 Fill of Queue Space: This 12-bit					
0/6/D:2	7-2	CE0FILL(5-0)	field is the count of the number of cell buffer spaces occupied by <i>CellBus</i> egress queues of class 0.					
0/6/D:2	1-0	CE2FILL(17-16)	CellBus Egress Class 2 Fill of Queue Space: This 18-bit					
0/6/D:1 0/6/D:0	7-0 7-0	CE2FILL(15-8) CE2FILL(7-0)	field is the count of the number of cell buffer spaces occupied by <i>CellBus</i> egress queues of class 0.					
0/6/E:3	5-0	CE1FILL(11-6)	CellBus Egress Class 1 Fill of Queue Space: This 12-bit					
0/6/E:2	7-2	CE1FILL(5-0)	field is the count of the number of cell buffer spaces occupied by <i>CellBus</i> egress queues of class 1.					
0/6/E:2	1-0	CE3FILL(17-16)	CellBus Egress Class 3 Fill of Queue Space: This 18-bit					
0/6/E:1 0/6/E:0	7-0 7-0	CE3FILL(15-8) CE3FILL(7-0)	field is the count of the number of cell buffer spaces occupied by <i>CellBus</i> egress queues of class 3.					
0/6/F:3	4-0	IHOFL(28-24)	Initial Head OF Free List: This 29-bit field contains the					
0/6/F:2	7-0	IHOFL(23-16)	value of the physical memory address of the first element to					
0/6/F:1	7-0	IHOFL(15-8)	be taken off of the free list at start-up.					
0/6/F:0	7-0	IHOFL(7-0)	·					

et4U.com

www.DataSheet4U.com

DataShe

DATA SHEET



Address:Byte	Bit	Symbol	Description
0/6/12:0	0	AVAIL	Host Mailbox Available: When this bit is set to 1, it indicates that the RP-to-host mailbox is free for the ASPEN device to send the host a message. This bit is for internal TranSwitch use only.
0/6/13:3 0/6/13:2 0/6/13:1 0/6/13:0	4-0 7-0 7-0 7-0	CHOFL(28-24) CHOFL(23-16) CHOFL(15-8) CHOFL(7-0)	Current Head Of Free List: This 29-bit field points to the next free buffer in the linked list of free buffers. This value is constantly changing as queuing and dequeuing operations occur. This field is provided for maintenance and free list auditing purposes.
0/6/1D:0	7-0	OP-to-RP mailbox register (7-0)	OP-to-RP Mailbox Register: This is an 8-bit mailbox shadow register from OP to RP used to return tokens controlling dequeues toward the egress UTOPIA. Read-only register for RP. Reflects the current value in OP registers 0/6/1F, bits 7-0. These bits are for internal TranSwitch use only.
0/6/1F:3	7-0	Port 15 UTOPIA Sent - Port 12 UTOPIA Sent	Cell Sent For UTOPIA Port n (n=15-0): Sixteen 2-bit rollover counters, one for each UTOPIA port, indicating a cell
0/6/1F:2	7-0	Port 11 UTOPIA Sent - Port 8 UTOPIA Sent	has been transferred across the egress UTOPIA interface. Used by the RP scheduler to throttle cells to a given port.
0/6/1F:1		The odd-numbered bits are the most significant bits. These counters are not incremented if a cell is dequed toward an	
0/6/1F:0	7-0	Port 3 UTOPIA Sent - Port 0 UTOPIA Sent	inactive port as configured in ETE15-ETE0 bits in the OP. These bits are for internal TranSwitch use only.

et4U.com

DataSheet4U.com

DataShe

ASPEN TXC-05810

OPERATION

The ASPEN device functions are determined by the operational firmware used for each particular application, and details are provided in the AccessEDGE Firmware User's Guide for that application.

For example, detailed information on ASPEN device functions when it is operating with ATM AccessEDGE firmware can be found in the ATM AccessEDGE Firmware User's Guide (document number TXC-05812-IM1). With the ATM AccessEDGE firmware loaded, the ASPEN device implements the ATM Layer processing functions of the ATM UNI/NNI, performing cell discrimination for up to 16k connections, payload type discrimination, loss priority indication, and cell/packet discard. The device also performs ATM Layer Management functions (invalid PHY/VPI/VCI, UPC, statistics, queuing, scheduling, and congestion control) and provides full support for OAM Fault Management (AIS/RDI, Continuity Check, and Loopback).

RECOMMENDATIONS FOR ON-CHIP PLL

A resistor-capacitor filter between $V_{DD2.5}$ and ground is recommended for generating the analog PLLVDD power supply required by the phase-locked loop circuit (PLL) in the ASPEN device, as shown in Figure 73. PLLVSS is a separate ground associated with this derived power supply.




Figure 73. RC Filter for PLLVDD

Input Voltage Level

The input voltage level of the clock signal supplied to the PLL (PCLK) is Low Voltage CMOS (LVCMOS).

ATM CONNECTION SETUP PROCEDURE

The following two subsections describe recommendations for ASPEN device operation during system startup and hot insertion.

System Startup

At time of system startup or connection setup, the recommendation is to establish the Outlet Connection Table entry first, using TXC_ASPEN_Egress_connection_add() followed by the Inlet Connection Table entry setup using TXC_ASPEN_Ingress_connection_add(). This will insure that cells are accepted into the system and passed across the *CellBus* when the destination ASPEN device is ready to receive the cells.

Hot Insertion

For situations of hot-insertion of a card containing ASPEN devices into a running system, the recommendation is to configure the ASPEN device for "port-discard" using API function TXC_ASPEN_port_discard() immediately after the firmware download is performed using API function TXC_ASPEN_init(). This will inform the ASPEN device to discard all cells destined for a port while the connections are being established for the port. After all connections are set up for the port, the discard can be released. For complete descriptions of the API DataSheet4U.cfunctions, please refer to the ATM AccessEDGE User's Guide (document number TXC-05812-IM1)www.DataSheet4U.com


DataShe


TXC-05810-MB Ed. 3. June 2001



PACKAGE INFORMATION

The ASPEN device is packaged in a 503-lead enhanced plastic ball grid array (EPBGA) suitable for surface mounting, as illustrated in Figure 74.





et4U.com

DataShe

																Dal	ldc	2110	eel	4U	.C(ŊΓ
. 1					$\overline{}$							\neg			4	A2	,					
Α	A1 ₩												•			-	13					
4		_0	0	0	0	0	0	0	0	0	0	0	0	0	0							

Dimension (Note 1)	Min	Nominal	Max			
А			2.98			
A1	0.50	0.60	0.70			
A2	1.02	1.14	1.27			
A3	0.71	0.86	1.01			
b	0.60	0.75	0.90			
D	39.80	40.00	40.20			
D1	35.56 BSC					
D2			26.00			
E	39.80	40.00	40.20			
E1	35.56 BSC					
E2			26.00			
е		1.27 BSC				

Notes:

- 1. All dimensions are in millimeters. Values shown are for reference only.
- 2. Diagram is stylized and not to scale.
- 3. Size of array: 29 x 29, JEDEC code MS-034-BAU-1.

Figure 74. ASPEN Device (TXC-05810) 503-Lead Enhanced Plastic Ball Grid Array Package



ASPEN TXC-05810

ORDERING INFORMATION

Part Number: TXC-05810AIEB 503-Lead Enhanced Plastic Ball Grid Array Package

RELATED PRODUCTS

TXC-05150, CDB VLSI Device (Cell Delineation Block). Provides cell delineation for ATM cells carried in a physical line at rates of 1.544 to 155 Mbit/s.

TXC-05802B, CUBIT-*Pro* VLSI Device (ATM *CellBus* switch fabric). Implements cost effective ATM multiplexing and switching systems, based on the 32-bit *CellBus* architecture. A single-chip solution, the CUBIT-*Pro* has the ability to send and also receive cells for control purposes over the same *CellBus*. The *CellBus* technology works at aggregate rates of up to 1 Gbit/s and provides header translation, multiplexing, concentration, and switching functions for a wide variety of small-to-medium size ATM systems. This is a successor to the TXC-05802 device.

TXC-05804, CUBIT-3 VLSI Device (Multi-PHY *CellBus* Switch Access Device). A single-chip solution for implementing low-cost ATM multiplexing and switching systems, based on the *CellBus* architecture. Such systems are constructed from a number of CUBIT-3 devices, all interconnected by a 37-line common bus, the *CellBus*. CUBIT-3 supports unicast, broadcast and spatial multicast transfers, and has all necessary functions for implementing a switch: cell address translation, cell routing and outlet cell queuing. This device interfaces with CUBIT-*Pro* devices.

TXC-05812, ATM AccessEDGE Firmware for ASPEN. This firmware implements the Layer processing functions of the ATM UNI/NNI, performing cell discrimination, payload type discrimination, loss priority indication, cell/packet discard and other supporting functions.

TXC-06203, PHAST-3P VLSI Device (STM-1/STS-3c SDH/SONET Overhead Terminator with CDB/PPP UTOPIA 2P Interface). The PHAST-3P uses an 8/16-bit UTOPIA 2P Single-PHY or Multi-PHY interface for downstream access.

TXC-06212, PHAST-12E VLSI Device (Programmable, High Performance ATM/PPP/TDM SONET/SDH Terminator for Level 12 with Enhanced Features). The PHAST-12E is a highly integrated SONET/SDH terminator device designed for ATM cell, frame, higher order multiplexing, and transmission applications. A single PHAST-12E device can terminate four individual STS-3c or STM-1 lines or a single STS-12/12c or STM-4/4c line.

DataShe

ataSheet4U.con

et4U.com

www.DataSheet4U.com

DATA SHEET



STANDARDS DOCUMENTATION SOURCES

Telecommunication technical standards and reference documentation may be obtained from the following organizations:

ANSI (U.S.A.):

American National Standards Institute Tel: (212) 642-4900
11 West 42nd Street Fax: (212) 302-1286
New York, New York 10036
Web: www.ansi.org

The ATM Forum (U.S.A., Europe, Asia):

2570 West El Camino Real Tel: (650) 949-6700
Suite 304 Fax: (650) 949-6705
Mountain View, CA 94040 Web: www.atmforum.com

ATM Forum Europe Office

Av. De Tervueren 402 Tel: 2 761 66 77 1150 Brussels Fax: 2 761 66 79

Belgium

ATM Forum Asia-Pacific Office

Hamamatsu-cho Suzuki Building 3F 1-2-11, Hamamatsu-cho, Minato-ku DataSheet4U.com Fax: 3 3438 3694

Tokyo 105-0013, Japan

Bellcore (See Telcordia)

CCITT (See ITU-T)

EIA (U.S.A.):

Electronic Industries Association Tel: (800) 854-7179 (within U.S.A.)
Global Engineering Documents Tel: (314) 726-0444 (outside U.S.A.)

7730 Carondelet Avenue, Suite 407 Fax: (314) 726-6418
Clayton, MO 63105-3329 Web: www.global.ihs.com

ETSI (Europe):

European Telecommunications Standards Institute
Tel: 4 92 94 42 22
650 route des Lucioles
Fax: 4 92 94 43 33
06921 Sophia Antipolis Cedex
Web: www.etsi.org

France

www.DataSheet4U.com

DataShe

DataSheet4U.com

<u>Transwitch</u>°

DATA SHEET

ASPEN TXC-05810

GO-MVIP (U.S.A.):

The Global Organization for Multi-Vendor Integration Tel: (800) 669-6857 (within U.S.A.) Protocol (GO-MVIP) Tel: (903) 769-3717 (outside U.S.A.)

3220 N Street NW, Suite 360 Fax: (508) 650-1375 Washington, DC 20007 Web: www.mvip.org

ITU-T (International):

Publication Services of International Telecommunication Tel: 22 730 5111

Union

Telecommunication Standardization Sector Fax: 22 733 7256 Place des Nations, CH 1211 Web: www.itu.int

Geneve 20, Switzerland

MIL-STD (U.S.A.):

DODSSP Standardization Documents Ordering Desk Tel: (215) 697-2179 Building 4 / Section D Fax: (215) 697-1462

700 Robbins Avenue Web: www.dodssp.daps.mil

Philadelphia, PA 19111-5094

PCI SIG (U.S.A.):

PCI Special Interest Group Tel: (800) 433-5177 (within U.S.A.) 2575 NE Kathryn Street #17 Tel: (503) 693-6232 (outside U.S.A.)

Hillsboro, OR 97124 Fax: (503) 693-8344

Web: www.pcisig.com

Telcordia (U.S.A.):

Telcordia Technologies, Inc. Tel: (800) 521-CORE (within U.S.A.) Attention - Customer Service Tel: (908) 699-5800 (outside U.S.A.)

8 Corporate Place Fax: (908) 336-2559 Piscataway, NJ 08854 Web: www.telcordia.com

TTC (Japan):

TTC Standard Publishing Group of the Tel: 3 3432 1551 Telecommunications Technology Committee Fax: 3 3432 1553 2nd Floor, Hamamatsu-cho Suzuki Building, Web: www.ttc.or.jp

1 2-11, Hamamatsu-cho, Minato-ku, Tokyo

www.DataSheet4U.com

DataShe

Page Number of

DATA SHEET



DataShe

LIST OF DATA SHEET CHANGES

This change list identifies those areas within this updated ASPEN TXC-05810 device Data Sheet that have significant differences relative to the previous and now superseded ASPEN TXC-05810 device Data Sheet.

Updated ASPEN TXC-05810 device Data Sheet: Edition 3, June 2001

Previous ASPEN TXC-05810 device Data Sheet: PRELIMINARY Edition 2, August 2000

The page numbers indicated below of this updated Data Sheet include significant changes relative to the previous data sheet.

Updated Data Sheet Summary of the Change ΑII Changed edition number and date. Added proprietary marking line. Removed all PRELIMINARY markings, and their explanations on pages 1 and 175. Where applicable, deleted occurrences of "strikethrough" text inadvertently left in prior edition during editing process that should have been deleted before publication (e.g., on page 36, for Symbol ETSOC). In the diagram near the bottom of the page, changed the input voltages to VDDs, 1 Added (DPRAM) below the Host Interface 34 lead connection. 2-4 Added new subsection of Operations section, entitled "ATM Connection Setup Procedure" to the Table of Contents at page 167, which affects the page numbers of some following contents and figures. Added second sentence to note on page 3, indicating availability of documents on TranSwitch Web site. 6 Changed last sentence of first paragraph to reflect 32 MHz CellBus clock frequency limitation of the ASPEN TXC-05810 device. 8 In the second paragraph under Figure 4, added second from last sentence indicating that ASPEN calculates BIP-8 on all cells transferred across the CellBus. 9 Removed the "Single Address_Loopback" Routing Header format diagram from Figure 5. 10 Removed reference to Single Address_Loopback from second paragraph. Added second from last sentences to both paragraphs above and below Tandem Routing Header Format indicating that ASPEN will calculate CRC-4 on all CellBus cells. Removed sentence above Figure 6 that refers to a loopback cell. 14 Added Note about initialization of all physical layer devices above Figure 9. 24 Changed first paragraph of Host Interface Section and added last paragraph. 25 Added new description of the Dual Port RAM Mailbox in Figure 17. 26 Added new last paragraph under Host Control Logic about the possibility of trapped

taSheet411.com www.DataSheet4U.com

Combined and changed the last two sentences of the paragraph at the bottom of the

messages in the Dual Port RAM.

Removed the Bank Size column from Table 2.

page.

27

28



ASPEN TXC-05810

Page Number of Updated Data Sheet	Summary of the Change	
31	Corrected direction of arrow for SRCLKI at top right of Figure 22.	
39	Inserted last sentence in Name/Function column of the <i>CellBus</i> Interface table for Symbols CBRCA, CBRCB, CBWCA and CBWCB to indicate maximum clock frequency of 32 MHz.	
41	Added new first Note to Name/Function column for Symbols CBDISABLEA and CBDISABLEB.	
47	Changed Note 3 for the Power Requirements table (<i>CellBus</i> = 40 MHz to <i>CellBus</i> = 32 MHz).	
48	Changed V_{DD3} to $V_{DD2.5}$ for Test Conditions of Input Leakage Current in first table.	
84	In the fourth <u>row from</u> the bottom of the table for Figure 48 (Continued) changed the symbol from <u>ETABT</u> to <u>ETABT</u> .	
86	In the fourth <u>row from</u> the bottom of the table for Figure 49 (Continued) changed the symbol from <u>ETABT</u> to <u>ETABT</u> .	
99	Inverted waveforms of clock signals $\overline{\text{CBRC}}$ and $\overline{\text{CBWC}}$ to match table in Figure 56. Changed Min value for Symbol t_{CYC} in first row of table from 20 to 31.25 (32 MHz).	Ob -
115-121	Added all Symbols after ITACTLD to the IP Register Map No. 1 table, and their descriptions to the IP Bit Descriptions No. 1 table. Added in numbers for bits in multibit fields.	DataShe€
121-126	Inserted a new IP Register Map No. 2 table, new IP Bit Descriptions No. 2 table, and renumbered the previous edition's following tables 2 through 5 as 3 through 6.	
130	Added Symbols after WDENT to IP Register Map No. 5 table.	
130-131	Added Symbols after WDENT and their Descriptions to 0/7/1F of IP Bit Descriptions No. 5 table.	
133	Added last sentence to Description for Symbol AVAIL.	
134	Added Symbols after ETACTLD (1/D/0) to OP Register Map No. 1 table.	
135 - 136	Added Symbols after ETACTLD and their Descriptions to OP Bit Descriptions No. 1 table.	
136-138	Inserted a new OP Register Map No. 2 table and new OP Bit Descriptions No. 2, and renumbered previous edition's following tables 2 through 5 as 3 through 6.	
141	Added Symbols after WDENT to OP Register Map No. 5 table.	
141 -142	Added Symbols after WDENT and their Descriptions to 0/7/1F of OP Bit Descriptions No. 5 table.	
144	Added Symbol OP-to-RP mailbox register (7-0) to end of OP Register Map No. 6 table.	
147	Added last sentence to Description for Symbol ETAVAIL. Added Symbol OP-to-RP mailbox register (7-0) and its Description to OP Bit Description No. 6 table.	
151-152	Added Symbols after CNR to RP Register Map No. 3 table and to the RP Bit	

et4U.com

www.DataSheet4U.com

Descriptions No 3 table.

DATA SHEET



Page Number of Updated Data Sheet	Summary of the Change
152-153	Added all Symbols other than those in row 0/4/3 to RP Register Map No. 4 table.
153-154	Added all Symbols and their Descriptions other than those for Address $0/4/3$ to RP Bit Descriptions No. 4. table.
154	Added Symbols after WDENT to 0/7/1F of RP Register Map No. 5 table.
155	Added Symbols after WDENT and their Descriptions to 0/7/1F of RP Bit Descriptions No. 5 table.
156	Added Symbol HIFI to RP Register Map No. 6, PP/Page No./Reg Addr 0/6/2, Bit 0.
158	Added Symbols OP-to-RP mailbox register (7-0) and Port 15 UTOPIA Sent through Port 0 UTOPIA Sent to the end of RP Register Map No. 6 table. In the description for Symbol ML(3-0) changed the Mask level to (2).
159	Added Symbol HIFI description to the RP Descriptions No 6 table.
166	Added last sentence to Description for Symbol AVAIL. Added Symbols OP-to-RP mailbox register (7-0) and Port 15 UTOPIA Sent through Port 0 UTOPIA Sent and their Descriptions to RP Bit Descriptions No. 6 table.
167	Added "ATM Connection Setup Procedure" subsection that describes System Startup and Hot Insertion aspects of device operation.
168	Changed Note 3 in Figure 74heet4U.com
169	Deleted CUBIT-Pro TXC-05802, and added ATM AccessEDGE Firmware for ASPEN TXC-05812 and PHAST-12E TXC-06212.
172 - 174	Replaced "List of Data Sheet Changes" section.

DataShe

DataSheet4U.com www.DataSheet4U.com



ASPEN TXC-05810

- NOTES -

et4U.com

DataShe

DataSheet4U.com

TranSwitch reserves the right to make changes to the product(s) or circuit(s) described herein without notice. No liability is assumed as a result of their use or application. TranSwitch assumes no liability for TranSwitch applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TranSwitch warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TranSwitch covering or relating to any combination, machine, or process in which DataSheet4U.corsuch semiconductor products or services might be or are used.

www.DataSheet4U.com

www.DataSheet4U.com



et4U.com

DataShe

DATA SHEET

ASPEN TXC-05810

DOCUMENTATION UPDATE REGISTRATION FORM

If you would like to receive updated documentation for selected devices as it becomes available, please provide the information requested below (print clearly or type) then tear out this page, fold and mail it to the Marketing Communications Department at TranSwitch. Marketing Communications will ensure that the relevant Product Information Sheets, Data Sheets, Application Notes, Technical Bulletins and other publications are sent to you. You may also choose to provide the same information by fax (203.926.9453), or by e-mail (info@txc.com), or by telephone (203.929.8810). Most of these documents will also be made immediately available for direct download as Adobe PDF files from the TranSwitch World Wide Web Site (www.transwitch.com).

Name:			
Company:		Title:	
Dept./Mailstop:			
Street:			
City/State/Zip:			
If located outside U.S.A.,	please add - Country:	Postal Code:	
Telephone:	Ext.:	Fax:	
E-mail:			
Please provide the follow location.	ving details for the managers in ch	arge of the following departments at your o	company
<u>Department</u>	<u>Title</u>	<u>Name</u>	
Company/Division			
Engineering			
Marketing			
	rour intended application(s) and inc ntact you to provide further assista	dicate whether you would like to have a Trance:	anSwitch
If you are also interested in rather than submitting sepa		r other TranSwitch device types, please list the	em below

Please fold, tape and mail this page (see other side) or fax it to Marketing Communications at 203.926.9453.

www.DataSheet4U.com

et4U.com

- 177 of 178 -

TXC-05810-MB Ed. 3, June 2001



(Fold back on this line second, then tape closed, stamp and mail.)

TRANSWITCH'

3 Enterprise Drive Shelton, CT 06484-4694 U.S.A. First Class Postage Required

t4U.com

TranSwitch Corporation

Attention: Marketing Communications Dept. 3 Enterprise Drive Shelton, CT 06484-4694 U.S.A.

(Fold back on this line first.)

Please complete the registration form on this back cover sheet, and mail or fax it, if you wish to receive updated documentation on selected TranSwitch products as it becomes available.