

monolithic dual n-channel JFETs designed for . . .


- FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators

ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-To-Gate Voltage	±40 V
Gate-Drain or Gate-Source Voltage	-40 V
Gate Current	50 mA
Total Package Dissipation (25°C Free-Air)	375 mW
Power Derating	3.0 mW/°C
Storage Temperature Range	-65 to +150°C
Lead Temperature (1/16" from case for 10 seconds)	300°C

**Performance Curves NQP
See Section 4**
BENEFITS

- Low Cost
- Minimum System Error and Calibration
10 mV Offset Maximum (U410)
70 dB Minimum CMRR (U410)
- Low Drift with Temperature
10 μ V/°C Maximum (U410)
- Simplifies Amplifier Design
Low Output Conductance

 TO-71
See Section 6

ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic		U410			U411			U412			Unit	Test Conditions		
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max				
1	I _{GSS}	Gate Reverse Current (Note 1)			-200			-200			-200	pA	V _{DS} = 0, V _{GS} = -30 V	
2	S	V _{GS(off)}	-0.5		-3.5	-0.5		-3.5	-0.5		-3.5	V	V _{DS} = 20 V, I _D = 1 nA	
3	T	BV _{GSS}	Gate-Source Breakdown Voltage	-40		-40			-40				V _{DS} = 0 V, I _G = -1 μ A	
4	I	I _{DSS}	Saturation Drain Current (Note 2)	0.5		5.0	0.5		5.0	0.5		5.0	mA	V _{DS} = 20 V, V _{GS} = 0 V
5	C	I _G	Gate Current (Note 1)			-200			-200			-200	pA	
6	V _{GS}	Gate-Source Voltage	-0.2		-3.0	-0.2		-3.0	-0.2		-3.0	V	V _{DG} = 20 V, I _D = 200 μ A	
7	g _{fS}	Common-Source Forward Transconductance	1,000		4,000	1,000		4,000	1,000		4,000		V _{DS} = 20 V, V _{GS} = 0 V	
8			600		1,200	600		1,200	600		1,200		V _{DG} = 20 V, I _D = 200 μ A	
9	D	g _{os}	Common-Source Output Conductance		20			20			20		V _{DS} = 20 V, V _{GS} = 0 V	
10	Y				5			5			5		V _{DG} = 20 V, I _D = 200 μ A	
11	A	C _{iss}	Common-Source Input Capacitance		4.5			4.5			4.5			
12	M	C _{rss}	Common-Source Reverse Transfer Capacitance		1.2			1.2			1.2		pF	
13	I	\bar{e}_n	Equivalent Short-Circuit Input Noise Voltage			50			50			50	$\frac{nV}{\sqrt{Hz}}$	V _{DS} = 20 V, V _{GS} = 0 V
14	T	V _{GS1-VGS2}	Differential Gate-Source Voltage			10			20			40	mV	V _{DG} = 20 V, I _D = 200 μ A
15	H	$\frac{\Delta V_{GS1-VGS2}}{\Delta T}$	Gate-Source Differential Drift (Note 3)			10			25			80	μ V/°C	V _{DG} = 20 V, I _D = 200 μ A T _A = 25°C to T _B = 85°C
16	N	CMRR	Common-Mode Rejection Ratio (Note 4)		80			80			70		dB	V _{DD} = 10 V to V _{DD} = 20 V I _D = 200 μ A

NOTES:

- Approximately doubles for every 10°C increase in T_A
- Pulse test duration = 300 μ sec, duty cycle $\leq 3\%$.
- Measured at end points, T_A and T_B.

$$4 \text{ CMRR} = 20 \log_{10} \left[\frac{\Delta V_{DD}}{\Delta V_{GS1-VGS2}} \right], \Delta V_{DD} = 10 \text{ V.}$$

NQP