

# monolithic dual n-channel JFETs designed for . . .

- Very High Input Impedance Differential Amplifiers
- Electrometers
- Impedance Converters

## ABSOLUTE MAXIMUM RATINGS (25°C)

Gate-to-Gate Voltage	±40 V
Gate-Drain or Gate-Source Voltage	-40 V
Gate Current	10 mA
Device Dissipation (Each Side), $T_A = 25^\circ\text{C}$ (Derate 3.2 mW/ $^\circ\text{C}$ to $150^\circ\text{C}$ )	400 mW
Total Device Dissipation, $T_A = 25^\circ\text{C}$ (Derate 6.0 mW/ $^\circ\text{C}$ to $150^\circ\text{C}$ )	750 mW
Storage Temperature Range	-65 to +150°C

## ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

Characteristic		U427			U428			Unit	Test Conditions		
		Min	Typ	Max	Min	Typ	Max		I <sub>G</sub> = -1 μA, V <sub>DS</sub> = 0	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 30 μA
1	BV <sub>GSS</sub> Gate-Source Breakdown Voltage	-40	-60		-40	-60		V	I <sub>G</sub> = -1 μA, V <sub>DS</sub> = 0	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 30 μA
	BV <sub>1G1G2</sub> Gate-Gate Breakdown Voltage	±40			±40				I <sub>G</sub> = -1 μA, I <sub>D</sub> = 0, I <sub>S</sub> = 0		
3	I <sub>GSS</sub> Gate Reverse Current (Note 1)		5		10	pA	T = +25°C	pA	T = +25°C	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 30 μA
	I <sub>G</sub> Gate Operating Current (Note 1)		5		10	nA	T = +125°C				
4	I <sub>G</sub> Gate Operating Current (Note 1)		3		5	pA	T = +25°C	pA	T = +25°C	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 30 μA
	I <sub>G</sub> Gate Operating Current (Note 1)		3		5	nA	T = +125°C				
5	V <sub>GS(off)</sub> Gate-Source Cutoff Voltage	-0.4	-2.0	-0.4	-3.0			V	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 nA	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 30 μA
6	V <sub>GS</sub> Gate-Source Voltage		-1.8		-2.9						
7	I <sub>DSS</sub> Saturation Drain Current	60	1000	60	1800	μA			V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0	f = 1 kHz	f = 1 MHz
8	g <sub>fs</sub> Common-Source Forward Transconductance	300	800	300	1500	μS					
9	g <sub>os</sub> Common-Source Output Conductance		3.0		5.0			pF	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0	f = 1 kHz	f = 1 MHz
10	C <sub>iss</sub> Common-Source Input Capacitance		3.0		3.0						
11	C <sub>rss</sub> Common-Source Reverse Transfer Capacitance		1.5		1.5			μS	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 30 μA	f = 1 kHz	f = 10 Hz
12	I <sub>fs</sub> Common-Source Forward Transconductance	120	350	120	350						
13	g <sub>os</sub> Common-Source Output Conductance		0.5		1.0			nV/√Hz	f = 1 kHz	f = 10 Hz	f = 1 kHz
14	−e <sub>n</sub> Equivalent Short Circuit Input Noise Voltage	20	50	20	70	nV/√Hz					
15	NF Noise Figure		1.0		1.0	dB		dB	f = 10 Hz	R <sub>G</sub> = 10 MΩ	f = 10 Hz
16	V <sub>GS1</sub> − V <sub>GS2</sub>   Differential Gate-Source Voltage		25		40	mV					
17	V <sub>GS1</sub> − V <sub>GS2</sub>   Differential Gate-Source Voltage Change With Temperature (Note 2)		40		80	μV/°C		dB	I <sub>D</sub> = 30 μA, V <sub>DG</sub> = 10 to 20 V	NNT	f = 10 Hz
18	CMRR Common Mode Rejection Ratio (Note 3)		90		90	dB					

### NOTES

1 Approximately doubles for every 10°C increase in  $T_A$   
2 Measured at end points  $T_A$ ,  $T_B$  and  $T_C$

$$3 \text{ CMRR} = 20 \log_{10} \left[ \frac{\Delta V_{DD}}{\Delta(V_{GS1} - V_{GS2})} \right] \quad \Delta V_{DD} = 10 \text{ V}$$

4 Case lead not connected



## Performance Curves NNT

### See Section 4

### BENEFITS

- High Input Impedance  
 $I_G = 5 \text{ pA}$  (U427)
- High Gain  $g_{fs} = 120 \mu\text{mho}$  Minimum @  
 $I_D = 30 \mu\text{A}$
- Low Power Supply Operation  
 $V_{GS(\text{off})} = 2 \text{ V}$  Maximum (U427)
- Minimum System Error and Calibration  
25 mV Maximum Offset

