HardStore 512 x 8 nvSRAM

Features

SRAM

☐ High-performance CMOS nonvolatile static RAM 512 x 8 bits
 ☐ 25 and 45 ns Access Times

☐ 12 and 25 ns Output Enable

Access Times

Unlimited Read and Write to

☐ Hardware STORE Initiation

(STORE Cycle Time < 10 ms)

☐ Automatic STORE Timing

☐ 10⁵ STORE cycles to EEPROM

☐ 10 years data retention in EEPROM

☐ Automatic RECALL on Power Up

(RECALL Cycle Time < 20 μs)

Unlimited RECALL cycles from EEPROM

☐ Single 5 V ± 10 % Operation

☐ Operating temperature ranges: 0 to 70°C -40 to 85°C

☐ CECC 90000 Quality Standard

ESD characterization according MIL STD 883C M3015.7-HBM ☐ Packages: PDIP28 (300 mil) PDIP28 (600 mil)

SOP28 (300 mil)

Description

The U630H04 has two separate modes of operation: SRAM mode and nonvolatile mode, determined by the state of the $\overline{\text{NE}}$ pin.

In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile operation, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

The U630H04 is a fast static RAM (25 and 45 ns), with a nonvolatile electrically erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resi-

des in EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation), or from the EEPROM to the SRAM (the RECALL operation) are initiated through the state of the $\overline{\text{NE}}$ pin.

The U630H04 combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

Once a STORE cycle is initiated, further input or output are disabled until the cycle is completed.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells.

The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.


Pin Configuration

	1				1
NE		1	O	28	□ vcc
n.c.		2		27	W
A7		3		26	n.c.
A6		4		25	A8
A5		5		24	n.c.
A4		6		23	n.c.
АЗ		7	PDIP	22	□G
A2		8	SOP	21	n.c.
A1		9		20	□ E
A0		10		19	DQ7
DQ0		11		18	DQ6
DQ1		12		17	DQ5
DQ2		13		16	DQ4
VSS		14		15	DQ3
					l

Top View

Pin Description

Signal Name	Signal Description
A0 - A8	Address Inputs
DQ0 - DQ7	Data In/Out
Ē	Chip Enable
G	Output Enable
W	Write Enable
NE	Nonvolatile Enable
VCC	Power Supply Voltage
VSS	Ground



Truth Table for SRAM Operations

Operating Mode	Ē	NE	w	G	DQ0 - DQ7
Standby/not selected	Н	*	*	*	High-Z
Internal Read	L	Н	Н	Н	High-Z
Read	L	Н	Н	L	Data Outputs Low-Z
Write	L	Н	L	*	Data Inputs High-Z

^{*} H or L

Characteristics

All voltages are referenced to $V_{SS} = 0 \text{ V (ground)}$.

All characteristics are valid in the power supply voltage range and in the operating temperature range specified. Dynamic measurements are based on a rise and fall time of \leq 5 ns, measured between 10 % and 90 % of V_{IL} , as well as input levels of V_{IL} = 0 V and V_{IH} = 3 V. The timing reference level of all input and output signals is 1.5 V,

with the exception of the t_{dis} -times and t_{en} -times, in which cases transition is measured ± 200 mV from steady-state voltage.

Absolute Maximum Ratings ^a		Symbol	Min.	Max.	Unit
Power Supply Voltage		V _{CC}	-0.5	7	V
Input Voltage		V _I	-0.3	V _{CC} +0.5	V
Output Voltage		Vo	-0.3	V _{CC} +0.5	V
Power Dissipation		P_{D}		1	W
Operating Temperature	C-Type K-Type	T _a	0 -40	70 85	°C
Storage Temperature		T _{stg}	-65	150	°C

a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



Recommended Operating Conditions	Symbol	Conditions	Min.	Max.	Unit
Power Supply Voltage	V _{CC}		4.5	5.5	V
Input Low Voltage	V _{IL}	-2 V at Pulse Width 10 ns permitted	-0.3	0.8	V
Input High Voltage	V _{IH}		2.2	V _{CC} +0.3	V

MANAY Data Sh

			•	С-Т	уре	K-Type		
DC Characteristics	Symbol	Symbol Conditions		Min.	Max.	Min.	Max.	Unit
Operating Supply Current ^b	I _{CC1}	V _{CC} V _{IL} V _{IH}	= 5.5 V = 0.8 V = 2.2 V					
		t _c	= 25 ns = 45 ns		90 75		95 80	mA mA
Average Supply Current during STORE°	I _{CC2}	V _{CC} E W V _{IL} V _{IH}	= 5.5 V $\geq \text{V}_{\text{CC}}$ -0.2 V $\geq \text{V}_{\text{CC}}$ -0.2 V $\leq 0.2 \text{ V}$ $\geq \text{V}_{\text{CC}}$ -0.2 V		6		7	mA
Standby Supply Current ^d (Cycling TTL Input Levels)	I _{CC(SB)1}	V _{CC}	= 5.5 V ≥ V _{IH}					
		t _c	= 25 ns = 45 ns		30 20		34 23	mA mA
Average Supply Current at t _{CR} = 200 ns ^b (Cycling CMOS Input Levels)	I _{CC3}	$\begin{array}{c} \underline{V_{CC}}\\ \overline{W}\\ V_{IL}\\ V_{IH} \end{array}$	= 5.5 V ≥ V _{CC} -0.2 V ≤ 0.2 V ≥ V _{CC} -0.2 V		15		15	mA
Standby Supply Current ^d (Stable CMOS Input Levels)	I _{CC(SB)}	V _{CC} E V _{IL} V _{IH}	= 5.5 V ≥ V _{CC} -0.2 V ≤ 0.2 V ≥ V _{CC} -0.2 V		1		1	mA

b: I_{CC1} and I_{CC3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. The current I_{CC1} is measured for WRITE/READ - ratio of 1/2.

c: I_{CC2} is the average current required for the duration of the STORE cycle (STORE Cycle Time).

d: Bringing E ≥ V_{IH} will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table. The current I_{CC(SB)1} is measured for WRITE/READ - ratio of 1/2.

DC Characteristics	Comple at		Conditions		C-Type		K-Type	
DC Characteristics	Symbol	1 - 1		Min.	Max.	Min.	Max.	Unit
Output High Voltage Output Low Voltage	V _{OH} V _{OL}	V _{CC} I _{OH} I _{OL}	= 4.5 V =-4 mA = 8 mA	2.4	0.4	2.4	0.4	V V
Output High Current Output Low Current	I _{OH} I _{OL}	V_{CC} V_{OH} V_{OL}	= 4.5 V = 2.4 V = 0.4 V	8	-4	8	-4	mA mA
Input Leakage Current		V_{CC}	= 5.5 V					
High Low	I _{IH} I _{IL}	V_{IH}	= 5.5 V = 0 V	-1	1	-1	1	μA μA
Output Leakage Current		V _{CC}	= 5.5 V					
et4UHigh at Three-State- Output Low at Three-State- Output	I _{OHZ} I _{OLZ}	V _{OH} V _{OL}	= 5.5 V = 0 V	-1	1	-1	1	μA μA

ww.DataShe


SRAM MEMORY OPERATIONS

No.	Switching Characteristics	Syn	nbol	2	5	45		Unit
NO.	Read Cycle	Alt.	IEC	Min.	Max.	Min.	Max.	Unit
1	Read Cycle Time ^f	t _{AVAV}	t _{cR}	25		45		ns
2	Address Access Time to Data Valid ^g	t _{AVQV}	t _{a(A)}		25		45	ns
3	Chip Enable Access Time to Data Valid	t _{ELQV}	t _{a(E)}		25		45	ns
4	Output Enable Access Time to Data Valid	t _{GLQV}	t _{a(G)}		12		25	ns
5	E HIGH to Output in High-Z ^h	t _{EHQZ}	t _{dis(E)}		13		20	ns
6	G HIGH to Output in High-Z ^h	t _{GHQZ}	t _{dis(G)}		13		20	ns
7	E LOW to Output in Low-Z	t _{ELQX}	t _{en(E)}	5		5		ns
8	G LOW to Output in Low-Z	t _{GLQX}	t _{en(G)}	0		0		ns
9	Output Hold Time after Addr. Change ^g	t _{AXQX}	t _{v(A)}	3		3		ns
10	Chip Enable to Power Active ^e	t _{ELICCH}	t _{PU}	0		0		ns
11	Chip Disable to Power Standby ^{d, e}	t _{EHICCL}	t _{PD}		25		45	ns


- e: Parameter guaranteed but not tested.
- f: Device is continuously selected with \overline{E} and \overline{G} both LOW.
- g: Address valid prior to or coincident with \overline{E} transition LOW.
- h: Measured ± 200 mV from steady state output voltage.



Read Cycle 1: Ai-controlled (during Read cycle: $\overline{E} = \overline{G} = V_{IL}$, $\overline{W} = \overline{NE} = V_{IH}$)^f




Read Cycle 2: \overline{G} -, \overline{E} -controlled (during Read cycle: $\overline{W} = \overline{NE} = V_{IH})^g$




No.	Switching Characteristics		Symbo	I	2	:5	45		Unit
NO.	Write Cycle	Alt. #1	Alt. #2	IEC	Min.	Max.	Min.	Max.	Onit
12	Write Cycle Time	t _{AVAV}	t _{AVAV}	t _{cW}	25		45		ns
13	Write Pulse Width	t _{WLWH}		t _{w(W)}	20		35		ns
14	Write Pulse Width Setup Time		t _{WLEH}	t _{su(W)}	20		35		ns
15	Address Setup Time	t _{AVWL}	t _{AVEL}	t _{su(A-WH)}	0		0		ns
16	Address Valid to End of Write	t _{AVWH}	t _{AVEH}	t _{su(A-WH)}	20		35		ns
17	Chip Enable Setup Time	t _{ELWH}		t _{su(E)}	20		35		ns
18	Chip Enable to End of Write		t _{ELEH}	t _{w(E)}	20		35		ns
19	Data Setup Time to End of Write	t _{DVWH}	t _{DVEH}	t _{su(D)}	12		20		ns
20	Data Hold Time after End of Write	t _{WHDX}	t _{EHDX}	t _{h(D)}	0		0		ns
21	Address Hold after End of Write	t _{WHAX}	t _{EHAX}	t _{h(A)}	0		0		ns
22	W LOW to Output in High-Z ^{h, i}	t _{WLQZ}		t _{dis(W)}		10		15	ns
23	W HIGH to Output in Low-Z	t _{WHQX}		t _{en(W)}	5		5		ns

Write Cycle #1: W-controlled



Write Cycle #2: E-controlled





[:] If \overline{W} is LOW and when \overline{E} goes LOW, the outputs remain in the high impedance state.

j: \overline{E} or \overline{W} and \overline{NE} must be $\geq V_{IH}$ during address transitions.


NONVOLATILE MEMORY OPERATIONS

No.	STORE CYCLE INHIBIT and	Sym	nbol	Min.	Max.	Unit
	AUTOMATIC POWER UP RECALL	Alt.	IEC	WIIII.	IVIAA.	
24	Power Up RECALL Duration ^{k, e}	t _{RESTORE}			650	μs
	Low Voltage Trigger Level	V _{SWITCH}		4.0	4.5	V

k: $t_{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH} .

STORE CYCLE INHIBIT and AUTOMATIC POWER UP RECALL

ww DataSheet4U com



MODE SELECTION

Ē	w	G	NE	Mode	Power	Notes
L	Н	L	L	Nonvolatile RECALL	Active	I
L	L	Н	L	Nonvolatile STORE	I _{CC2}	
L L	L H	L H	L *	No operation	Active	


^{*} H or L

I: An automatic RECALL also takes place at power up, starting when V_{CC} exceeds V_{SWITCH} and takes t_{RESTORE}. V_{CC} must not drop below V_{SWITCH} once it has been exceeded for the RECALL to function properly.

STORE CYCLES


No.	STORE CYCLE W-controlled	Syn	nbol	Min.	Max.	Unit	
NO.	STORE CTOLE W-Controlled	Alt. IEC		WIIII.	IVIAA.	Oilit	
25	STORE Cycle Time ^m	t _{WLQX}	t _{d(W)S}		10	ms	
26	STORE Initiation Cycle Time ⁿ	t _{WLNH}	t _{w(W)S}	25		ns	
27	Output Disable Setup to NE Fall	t _{GHNL}	t _{su(G)S}	5		ns	
28	NE Setup	t _{NLWL}	t _{su(N)S}	5		ns	
29	Chip Enable Setup	t _{ELWL}	t _{su(E)S}	5		ns	

STORE CYCLE: W-controlledo



No.	STORE CYCLE E-controlled	Symbol		B.d.i.e.	Max.	Unit
		Alt.	IEC	Min.	IVIAX.	Onit
30	STORE Cycle Time	t _{ELQXS}	t _{d(E)S}		10	ms
31	STORE Initiation Cycle Time	t _{ELNHS}	t _{w(E)S}	25		ns
32	Output Disable Setup to E Fall	t _{GHEL}	t _{su(G)S}	5		ns
33	NE Setup	t _{NLEL}	t _{su(N)S}	5		ns
34	Write Enable Setup	t _{WLEL}	t _{su(W)S}	5		ns


STORE CYCLE: E-controlledo






RECALL CYCLES

No.	RECALL CYCLE NE-controlled	Symbol		Min.	Max.	Unit
		Alt.	IEC	IVIIII.	IVIAX.	Oilit
35	RECALL Cycle Time ^p	t _{NLQX}	t _{d(N)R}		20	μs
36	RECALL Initiation Cycle Time ^q	t _{NLNH}	t _{w(N)R}	25		ns
37	Output Enable Setup	t _{GLNL}	t _{su(G)R}	5		ns
38	Write Enable Setup	t _{WHNL}	t _{su(W)R}	5		ns
39	Chip Enable Setup	t _{ELNL}	t _{su(E)R}	5		ns
40	NE Fall to Output Inactive	t _{NLQZ}	t _{dis(N)R}		25	ns




No.	RECALL CYCLE E-controlled	Symbol		Min.	Max.	Unit
		Alt.	IEC	WIIN.	IVIAX.	Onit
41	RECALL Cycle Time	t _{ELQXR}	t _{d(E)R}		20	μs
42	RECALL Initiation Cycle Time	t _{ELNHR}	$t_{w(E)R}$	25		ns
43	NE Setup	t _{NLEL}	t _{su(N)R}	5		ns
44	Output Enable Setup	t _{GLEL}	t _{su(G)R}	5		ns
45	Write Enable Setup	t _{WHEL}	t _{su(W)R}	5		ns



No.	RECALL CYCLE G-controlled	Symbol		Min.	Max.	Unit
		Alt.	IEC	Wiin.	IVIAX.	Oilit
46	RECALL Cycle Time	t _{GLQXR}	t _{d(G)R}		20	μs
47	RECALL Initiation Cycle Time	t _{GLNH}	t _{w(G)R}	25		ns
48	NE Setup	t _{NLGL}	t _{su(N)R}	5		ns
49	Write Enable Setup	t _{WHGL}	t _{su(W)R}	5		ns
50	Chip Enable Setup	t _{ELGL}	t _{su(E)R}	5		ns

RECALL CYCLE: G-controlledo, r



If \overline{W} is LOW at any point in which both \overline{E} and \overline{NE} are LOW and \overline{G} is HIGH, than a STORE cycle will be initiated instead of a RECALL.




m: Measured with \overline{W} and \overline{NE} both returned HIGH, and \overline{G} returned LOW. Note that STORE cycles are inhibited/aborted by $V_{CC} < V_{SWITCH}$ (STORE inhibit).

Once twims has been satisfied by $\overline{\rm NE}$, $\overline{\rm G}$, $\overline{\rm W}$ and $\overline{\rm E}$, the STORE cycle is completed automatically. Any of $\overline{\rm NE}$, $\overline{\rm G}$, $\overline{\rm W}$ and $\overline{\rm E}$ may be used to terminate the STORE initiation cycle.

If \overline{E} is LOW for any period of time in which \overline{W} is HIGH while \overline{G} and \overline{NE} are LOW, than a RECALL cycle may be initiated. For \overline{E} -controlled STORE during $t_{w(\overline{E}|S}$ \overline{W} , \overline{G} , \overline{NE} have to be static. Measured with \overline{W} and \overline{NE} both HIGH, and \overline{G} and \overline{E} LOW.

Once $t_{w(N)R}$ has been satisfied by \overline{NE} , \overline{G} , \overline{W} and \overline{E} , the RECALL cycle is completed automatically. Any of \overline{NE} , \overline{G} or \overline{E} may be used to terminate the RECALL initiation cycle.

Test Configuration for Functional Check




- www.DataSheet4.1.com in measurement of t_{dis} -times and t_{en} -times the capacitance is 5 pF.
 - t: Between V_{CC} and V_{SS} must be connected a high frequency bypass capacitor 0.1 μF to avoid disturbances.

Capacitance ^e	Conditions	Symbol	Min.	Max.	Unit
Input Capacitance	$V_{CC} = 5.0 \text{ V}$ $V_{I} = V_{SS}$	C _I		8	pF
Output Capacitance	$f = 1MHz$ $T_a = 25 °C$	Co		7	pF

All pins not under test must be connected with ground by capacitors.

IC Code Numbers

Example



The date of manufacture is given by the last 4 digits of the mark, the first 2 digits indication the year, and the last 2 digits the calendar week.

Device Operation

The U630H04 has two separate modes of operation: SRAM mode and nonvolatile mode, determined by the state of the $\overline{\text{NE}}$ pin. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the STORE operation) or from EEPROM to SRAM (the RECALL operation). In this mode SRAM functions are disabled.

SRAM READ

The U630H04 performs a READ cycle whenever \overline{E} and \overline{G} are LOW while \overline{W} and \overline{NE} are HIGH. The address specified on pins A0 - A8 determines which of the 512 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{cR} . If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at $t_{a(E)}$ or at $t_{a(G)}$, whichever is later. The data outputs will repeatedly respond to address changes within the t_{cR} access time without the need for transition on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought HIGH or \overline{W} or \overline{NE} is brought LOW.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are LOW and \overline{NE} is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes HIGH at the end of the cycle. The data on pins DQ0 - 7 will be written into the memory if it is valid $t_{su(D)}$ before the end of a \overline{W} controlled WRITE or $t_{su(D)}$ before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} is kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If \overline{G} is left LOW, internal circuitry will turn off the output buffers $t_{\text{dis} \, (W)}$ after \overline{W} goes LOW.

NOISE CONSIDERATION

The U630H04 is a high speed memory and therefore must have a high frequency bypass capacitor of approximately 0.1 μF connected between V_{CC} and V_{SS} using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal carefull routing of power, ground and signals will help prevent noise problems.

HARDWARE NONVOLATILE STORE

A STORE cycle is performed when $\overline{\text{NE}}$, $\overline{\text{E}}$ and $\overline{\text{W}}$ are LOW while $\overline{\text{G}}$ is HIGH. While any sequence to achieve this state will initiate a STORE, only $\overline{\text{W}}$ initiation and $\overline{\text{E}}$ initiation are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a

STORE cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a STORE cycle is initiated, further input and output is disabled and the DQ0 - 7 pins are tristated until the cycle is completed.

If \overline{E} and \overline{G} are LOW and \overline{W} and \overline{NE} are HIGH at the end of the cycle, a READ will be performed and the outputs will go active, indicating the end of the STORE.

HARDWARE NONVOLATILE RECALL

A RECALL cycle is performed when \overline{E} , \overline{G} and \overline{NE} are LOW while \overline{W} is HIGH. Like the STORE cycle, RECALL is initiated when the last of the three clock-signals goes to the RECALL state. Once initiated, the RECALL cycle will take "RECALL Cycle Time" to complete, during which all inputs are ignored. When the RECALL completes, any READ or WRITE state on the input pins will take effect.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

Like the STORE cycle, a transition must occur on some control pins to cause a RECALL, preventing inadvertend multi-triggering.

AUTOMATIC POWER UP RECALL

On power up, once V_{CC} exceeds the sense voltage of V_{SWITCH} , a RECALL cycle is automatically initiated. The voltage on the V_{CC} pin must not drop below V_{SWITCH} once it has risen above it in order for the RECALL to operate properly. Due to this automatic RECALL, SRAM operation cannot commence until $t_{RESTORE}$ after V_{CC} exceeds V_{SWITCH} . If the U630H04 is in a WRITE state at the end of power up RECALL, the SRAM data will be corrupted.

To help avoid this situation, a 10 K Ω resistor should be connected between \overline{W} and system V_{CC} .

HARDWARE PROTECTION

The U630H04 offers two levels of protection to suppress inadvertent STORE cycles. If the control signals $(\overline{E},\overline{G},\overline{W}$ and $\overline{NE})$ remain in the STORE condition at the end of a STORE cycle, a second STORE cycle will not be started. The STORE (or RECALL) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, the U630H04 offers hardware protection through V_{CC} Sense. When $V_{CC} < V_{SWITCH}$ the externally initiated STORE operation will be inhibited.



LOW AVERAGE ACTIVE POWER

The U630H04 has been designed to draw significantly less power when \overline{E} is LOW (chip enabled) but the access cycle time is longer than 55 ns.

When $\overline{\overline{\mathbf{E}}}$ is HIGH the chip consumes only standby current.

The overall average current drawn by the part depends on the following items:

- 1. CMOS or TTL input levels
- 2. the time during which the chip is disabled (\overline{E} HIGH)
- 3. the cycle time for accesses (\overline{E} LOW)
- 4. the ratio of READs to WRITEs
- 5. the operating temperature
- 6. the V_{CC} level

ww.DataSheet4U.cor



Memory Products 1998 HardStore 512 x 8 nvSRAM U630H04

www DataSheet4II com

LIFE SUPPORT POLICY

ZMD products are not designed, intended, or authorized for use as components in systems intend for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the ZMD product could create a situation where personal injury or death may occur. Components used in life-support devices or systems must be expressly authorized by ZMD for such purpose.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

Zentrum Mikroelektronik Dresden GmbH

Grenzstraße 28 • D-01109 Dresden • P. O. B. 80 01 34 • D-01101 Dresden • Germany Phone: +49 351 88 22-3 06 • Fax: +49 351 88 22-3 37 • Email: sales@zmd.de

Internet Web Site: http://www.zmd.de