

## **Not Recommended For New Designs**

## PowerStore 8K x 8 nvSRAM

#### **Features**

- □ High-performance CMOS nonvolatile static RAM 8192 x 8 bits
- □ 25 ns Access Time
- □ 12 ns Output Enable Access Time
- □ I<sub>CC</sub> = 15 mA at 200 ns Cycle Time
- Automatic STORE to EEPROM on Power Down using external capacitor
- Hardware or Software initiated STORE
  - (STORE Cycle Time < 10 ms)
- Automatic STORE Timing
- □ 10<sup>5</sup> STORE cycles to EEPROM
- 10 years data retention in EEPROM
- Automatic RECALL on Power Up
- □ Software RECALL Initiation (RECALL Cycle Time < 20 μs)
- □ Unlimited RECALL cycles from EEPROM
- ☐ Single 5 V ± 10 % Operation
- Operating temperature ranges: 0 to 70 °C

-40 to 85 °C

- QS 9000 Quality Standard
- ESD characterization according MIL STD 883C M3015.7-HB (classification see IC Code Numbers)
- RoHS compliance and Pb- free Package: SOP28 (330 mil)

## Description

The U632H64 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile operation, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

The U632H64 is a fast static RAM (25 ns), with a nonvolatile electrically erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation) take place automatically upon power down using charge stored in an external 100 µF capacitor. Transfers from the EEPROM to the SRAM (the RECALL operation) take place automatically on power up. The U632H64 combines the high performance and ease of use of a fast SRAM with nonvolatile data inte-

STORE cycles also may be initiated under user control via a soft-

1

ware sequence or via a single pin (HSB).

Once a STORE cycle is initiated, further input or output are disabled until the cycle is completed.


Because a sequence of addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted.

RECALL cycles may also be initiated by a software sequence.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells.

The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

## **Pin Configuration**




Top View

## **Pin Description**

| Signal Name | Signal Description             |
|-------------|--------------------------------|
| A0 - A12    | Address Inputs                 |
| DQ0 - DQ7   | Data In/Out                    |
| Ē           | Chip Enable                    |
| G           | Output Enable                  |
| W           | Write Enable                   |
| VCCX        | Power Supply Voltage           |
| VSS         | Ground                         |
| VCAP        | Capacitor                      |
| HSB         | Hardware Controlled Store/Busy |

## **Block Diagram**



**Truth Table for SRAM Operations** 

| Operating Mode       | Ē | HSB | w | G | DQ0 - DQ7          |
|----------------------|---|-----|---|---|--------------------|
| Standby/not selected | Н | Н   | * | * | High-Z             |
| Internal Read        | L | Н   | Н | Н | High-Z             |
| Read                 | L | Н   | Н | L | Data Outputs Low-Z |
| Write                | L | Н   | L | * | Data Inputs High-Z |

<sup>\*</sup> H or L

## Characteristics

All voltages are referenced to  $V_{SS} = 0 \text{ V (ground)}$ .

All characteristics are valid in the power supply voltage range and in the operating temperature range specified.

Dynamic measurements are based on a rise and fall time of  $\leq$  5 ns, measured between 10 % and 90 % of  $V_I$ , as well as input levels of  $V_{IL}$  = 0 V and  $V_{IH}$  = 3 V. The timing reference level of all input and output signals is 1.5 V,

with the exception of the  $t_{dis}$ -times and  $t_{en}$ -times, in which cases transition is measured  $\pm$  200 mV from steady-state voltage.

| Absolute Maximum Ratir | ngs <sup>a</sup> | Symbol           | Min.     | Max.                 | Unit     |
|------------------------|------------------|------------------|----------|----------------------|----------|
| Power Supply Voltage   |                  | V <sub>CC</sub>  | -0.5     | 7                    | V        |
| Input Voltage          |                  | V <sub>I</sub>   | -0.3     | V <sub>CC</sub> +0.5 | V        |
| Output Voltage         |                  | Vo               | -0.3     | V <sub>CC</sub> +0.5 | V        |
| Power Dissipation      |                  | $P_{D}$          |          | 1                    | W        |
| Operating Temperature  | C-Type<br>K-Type | T <sub>a</sub>   | 0<br>-40 | 70<br>85             | °C<br>°C |
| Storage Temperature    |                  | T <sub>stg</sub> | -65      | 150                  | °C       |

a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability



| Recommended Operating Conditions  | Symbol Conditions |  | Min. | Max.                 | Unit |
|-----------------------------------|-------------------|--|------|----------------------|------|
| Power Supply Voltage <sup>b</sup> | V <sub>CC</sub>   |  | 4.5  | 5.5                  | V    |
| Input Low Voltage                 | V <sub>IL</sub>   | -2 V at Pulse Width<br>10 ns permitted | -0.3 | 0.8                  | V    |
| Input High Voltage                | V <sub>IH</sub>   |  | 2.2  | V <sub>CC</sub> +0.3 | V    |

| DC Characteristics  | Comple of            |   | onditions   | С-Т | уре  | K-Type |      | Unit |
|---|----------------------|---|---|-----|------|--------|------|------|
| DC Characteristics  | Symbol               |   | Conditions  |     | Max. | Min.   | Max. | Unit |
| Operating Supply Current <sup>c</sup>   | I <sub>CC1</sub>     | V <sub>CC</sub><br>V <sub>IL</sub><br>V <sub>IH</sub>               | = 5.5 V<br>= 0.8 V<br>= 2.2 V   |     |      |        |      |      |
|   |                      | t <sub>c</sub>  | = 25 ns   |     | 90   |        | 95   | mA   |
| Average Supply Current during STORE <sup>c</sup>  | I <sub>CC2</sub>     | V <sub>CC</sub> E W V <sub>IL</sub> V <sub>IH</sub>                 | = $5.5 \text{ V}$<br>$\leq 0.2 \text{ V}$<br>$\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$<br>$\leq 0.2 \text{ V}$<br>$\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$ |     | 6    |        | 7    | mA   |
| Average Supply Current during<br>PowerStore Cycle   | I <sub>CC4</sub>     | V <sub>CC</sub><br>V <sub>IL</sub><br>V <sub>IH</sub>               | = 4.5 V<br>= 0.2 V<br>≥ V <sub>CC</sub> -0.2 V  |     | 4    |        | 4    | mA   |
| Standby Supply Current <sup>d</sup> (Cycling TTL Input Levels)                                | I <sub>CC(SB)1</sub> | V <sub>CC</sub>   | = 5.5 V<br>= V <sub>IH</sub>  |     |      |        |      |      |
|   |                      | t <sub>c</sub>  | = 25 ns   |     | 30   |        | 34   | mA   |
| Operating Supply Current at t <sub>cR</sub> = 200 ns <sup>c</sup> (Cycling CMOS Input Levels) | I <sub>CC3</sub>     | $\begin{array}{c} \frac{V_{CC}}{W} \\ V_{IL} \\ V_{IH} \end{array}$ | = $5.5 \text{ V}$<br>$\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$<br>$\leq 0.2 \text{ V}$<br>$\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$                         |     | 15   |        | 15   | mA   |
| Standby Supply Current <sup>d</sup> (Stable CMOS Input Levels)                                | I <sub>CC(SB)</sub>  | V <sub>CC</sub><br>E<br>V <sub>IL</sub><br>V <sub>IH</sub>          | = $5.5 \text{ V}$<br>$\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$<br>$\leq 0.2 \text{ V}$<br>$\geq \text{V}_{\text{CC}}$ - $0.2 \text{ V}$                         |     | 3    |        | 3    | mA   |

b: V<sub>CC</sub> reference levels throughout this datasheet refer to V<sub>CCX</sub> if that is where the power supply connection is made, or V<sub>CAP</sub> if V<sub>CCX</sub> is connected to ground.

d: Bringing  $\overline{E} \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table. The current  $I_{CC(SB)1}$  is measured for WRITE/READ - ratio of 1/2.



3

I<sub>CC1</sub> and I<sub>CC3</sub> are depedent on output loading and cycle rate. The specified values are obtained with outputs unloaded. The current I<sub>CC1</sub> is measured for WRITE/READ - ratio of 1/2.
 I<sub>CC2</sub> is the average current required for the duration of the STORE cycle (STORE Cycle Time).

| DC Characteristics  | Symbol                               | Symbol Conditions                                     |                               | С-Т  | уре  | K-Type |      | Unit                     |
|---|--------------------------------------|---|-------------------------------|------|------|--------|------|--------------------------|
| De characteristics  | Symbol                               |   | onditions                     | Min. | Max. | Min.   | Max. | Oille                    |
| Output High Voltage<br>Output Low Voltage                 | V <sub>OH</sub><br>V <sub>OL</sub>   | V <sub>CC</sub><br>I <sub>OH</sub><br>I <sub>OL</sub> | = 4.5 V<br>=-4 mA<br>= 8 mA   | 2.4  | 0.4  | 2.4    | 0.4  | V<br>V                   |
| Output High Current Output Low Current                    | I <sub>OH</sub><br>I <sub>OL</sub>   | V <sub>CC</sub><br>V <sub>OH</sub><br>V <sub>OL</sub> | = 4.5 V<br>= 2.4 V<br>= 0.4 V | 8    | -4   | 8      | -4   | mA<br>mA                 |
| Input Leakage Current                                     |                                      | V <sub>CC</sub>                                       | = 5.5 V                       |      |      |        |      |                          |
| High<br>Low   | I <sub>IH</sub><br>I <sub>IL</sub>   | $V_{IH}$  | = 5.5 V<br>= 0 V              | -1   | 1    | -1     | 1    | μ <b>Α</b><br>μ <b>Α</b> |
| Output Leakage Current                                    |                                      | V <sub>CC</sub>                                       | = 5.5 V                       |      |      |        |      |                          |
| High at Three-State- Output<br>Low at Three-State- Output | I <sub>OHZ</sub><br>I <sub>OLZ</sub> | V <sub>OH</sub><br>V <sub>OL</sub>                    | = 5.5 V<br>= 0 V              | -1   | 1    | -1     | 1    | μ <b>Α</b><br>μ <b>Α</b> |


## **SRAM Memory Operations**

| No. | Switching Characteristics                      | Syn                 | nbol                |      |      | l lm:4 |
|-----|--|---------------------|---------------------|------|------|--------|
| NO. | Read Cycle                                     | Alt.                | IEC                 | Min. | Max. | Unit   |
| 1   | Read Cycle Time <sup>f</sup>                   | t <sub>AVAV</sub>   | t <sub>cR</sub>     | 25   |      | ns     |
| 2   | Address Access Time to Data Valid <sup>g</sup> | t <sub>AVQV</sub>   | t <sub>a(A)</sub>   |      | 25   | ns     |
| 3   | Chip Enable Access Time to Data Valid          | t <sub>ELQV</sub>   | t <sub>a(E)</sub>   |      | 25   | ns     |
| 4   | Output Enable Access Time to Data Valid        | $t_{GLQV}$          | t <sub>a(G)</sub>   |      | 12   | ns     |
| 5   | E HIGH to Output in High-Zh                    | t <sub>EHQZ</sub>   | t <sub>dis(E)</sub> |      | 13   | ns     |
| 6   | G HIGH to Output in High-Zh                    | t <sub>GHQZ</sub>   | t <sub>dis(G)</sub> |      | 13   | ns     |
| 7   | E LOW to Output in Low-Z                       | $t_{ELQX}$          | t <sub>en(E)</sub>  | 5    |      | ns     |
| 8   | G LOW to Output in Low-Z                       | t <sub>GLQX</sub>   | t <sub>en(G)</sub>  | 0    |      | ns     |
| 9   | Output Hold Time after Address Change          | t <sub>AXQX</sub>   | t <sub>v(A)</sub>   | 3    |      | ns     |
| 10  | Chip Enable to Power Active <sup>e</sup>       | t <sub>ELICCH</sub> | t <sub>PU</sub>     | 0    |      | ns     |
| 11  | Chip Disable to Power Standby <sup>d, e</sup>  | t <sub>EHICCL</sub> | t <sub>PD</sub>     |      | 25   | ns     |


- e: Parameter guaranteed but not tested. f: Device is continuously selected with  $\overline{E}$  and  $\overline{G}$  both LOW.
- Address valid prior to or coincident with  $\overline{E}$  transition LOW.
- h: Measured  $\pm$  200 mV from steady state output voltage.



# Read Cycle 1: Ai-controlled (during Read cycle: $\overline{E} = \overline{G} = V_{IL}$ , $\overline{W} = V_{IH}$ )<sup>f</sup>




## Read Cycle 2: $\overline{G}$ -, $\overline{E}$ -controlled (during Read cycle: $\overline{W} = V_{IH})^g$




| No. | Switching Characteristics         |                   | Symbol            |                       |      |      | Unit |  |
|-----|-----------------------------------|-------------------|-------------------|-----------------------|------|------|------|--|
| NO. | Write Cycle                       | Alt. #1           | Alt. #2           | IEC                   | Min. | Max. | Jill |  |
| 12  | Write Cycle Time                  | t <sub>AVAV</sub> | t <sub>AVAV</sub> | t <sub>cW</sub>       | 25   |      | ns   |  |
| 13  | Write Pulse Width                 | t <sub>WLWH</sub> |                   | t <sub>w(W)</sub>     | 20   |      | ns   |  |
| 14  | Write Pulse Width Setup Time      |                   | t <sub>WLEH</sub> | t <sub>su(W)</sub>    | 20   |      | ns   |  |
| 15  | Address Setup Time                | t <sub>AVWL</sub> | t <sub>AVEL</sub> | t <sub>su(A)</sub>    | 0    |      | ns   |  |
| 16  | Address Valid to End of Write     | t <sub>AVWH</sub> | t <sub>AVEH</sub> | t <sub>su(A-WH)</sub> | 20   |      | ns   |  |
| 17  | Chip Enable Setup Time            | t <sub>ELWH</sub> |                   | t <sub>su(E)</sub>    | 20   |      | ns   |  |
| 18  | Chip Enable to End of Write       |                   | t <sub>ELEH</sub> | t <sub>w(E)</sub>     | 20   |      | ns   |  |
| 19  | Data Setup Time to End of Write   | t <sub>DVWH</sub> | t <sub>DVEH</sub> | t <sub>su(D)</sub>    | 12   |      | ns   |  |
| 20  | Data Hold Time after End of Write | t <sub>WHDX</sub> | t <sub>EHDX</sub> | t <sub>h(D)</sub>     | 0    |      | ns   |  |
| 21  | Address Hold after End of Write   | t <sub>WHAX</sub> | t <sub>EHAX</sub> | t <sub>h(A)</sub>     | 0    |      | ns   |  |
| 22  | W LOW to Output in High-Zh, i     | t <sub>WLQZ</sub> |                   | t <sub>dis(W)</sub>   |      | 10   | ns   |  |
| 23  | W HIGH to Output in Low-Z         | t <sub>WHQX</sub> |                   | t <sub>en(W)</sub>    | 5    |      | ns   |  |

## Write Cycle #1: W-controlled



## Write Cycle #2: E-controlled





- i: If  $\overline{W}$  is LOW and when  $\overline{E}$  goes LOW, the outputs remain in the high impedance state.
- j:  $\overline{E}$  or  $\overline{W}$  must be  $V_{IH}$  during address transition.



## **Nonvolatile Memory Operations**

### **Mode Selection**

| Ē | w | HSB | A12 - A0<br>(hex)                            | Mode   | Mode I/O   |                           | Notes                                |
|---|---|-----|--|--|--|---------------------------|--------------------------------------|
| Н | Х | Н   | Х  | Not Selected   | Not Selected Output High Z Standby   |                           |                                      |
| L | Н | Н   | Х  | Read SRAM  | Output Data  | Active                    | I                                    |
| L | L | Н   | Х  | Write SRAM   | Input Data   | Active                    |                                      |
| L | Н | Н   | 0000<br>1555<br>0AAA<br>1FFF<br>10F0<br>0F0F | Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Nonvolatile STORE     | Output Data<br>Output Data<br>Output Data<br>Output Data<br>Output Data<br>Output High Z | Active                    | k, l<br>k, l<br>k, l<br>k, l<br>k, l |
| L | Н | Н   | 0000<br>1555<br>0AAA<br>1FFF<br>10F0<br>0F0E | Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Read SRAM<br>Nonvolatile<br>RECALL | Output Data Output Data Output Data Output Data Output Data Output Data Output High Z    | Active                    | k, l<br>k, l<br>k, l<br>k, l<br>k    |
| Х | Х | L   | Х  | STORE/Inhibit  | Output High Z  | I <sub>CC2</sub> /Standby | m                                    |

k: The six consecutive addresses must be in order listed (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a Store cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

m: HSB initiated STORE operation actually occurs only if a WRITE has been done since last STORE operation. After the STORE (if any) completes, the part will go into standby mode inhibiting all operation until  $\overline{\mathsf{HSB}}$  rises.

| No.  | PowerStore Power Up RECALL/<br>Hardware Controlled STORE | Symbol               |                      | Conditions              | Min.    | Max. | Unit |
|------|--|----------------------|----------------------|-------------------------|---------|------|------|
| 140. |  | Alt.                 | IEC                  | Conditions              | 141111. | Wax. | Onit |
| 24   | Power Up RECALL Duration <sup>n, e</sup>                 | t <sub>RESTORE</sub> |                      |                         |         | 650  | μs   |
| 25   | STORE Cycle Duration                                     | t <sub>HLQX</sub>    | $t_{d(H)S}$          | V <sub>CC</sub> ≥ 4.5 V |         | 10   | ms   |
| 26   | HSB Low to Inhibit One                                   | t <sub>HLQZ</sub>    | $t_{\text{dis}(H)S}$ |                         | 1       |      | μs   |
| 27   | HSB High to Inhibit Offe                                 | t <sub>HHQX</sub>    | t <sub>en(H)S</sub>  |                         |         | 700  | ns   |
| 28   | External STORE Pulse Widthe                              | t <sub>HLHX</sub>    | t <sub>w(H)S</sub>   |                         | 250     |      | ns   |
|      | HSB Output Low Current <sup>e, o</sup>                   | I <sub>HSBOL</sub>   |                      | HSB = V <sub>OL</sub>   | 3       |      | mA   |
|      | HSB Output High Current <sup>e, o</sup>                  | I <sub>HSB</sub> OH  |                      | HSB = V <sub>IL</sub>   | 5       | 60   | μΑ   |
|      | Low Voltage Trigger Level                                | V <sub>SWITCH</sub>  |                      |                         | 4.0     | 4.5  | V    |

7




The following six-address sequence is used for testing purposes and should not be used: 0000, 1555, 0AAA, 1FFF, 10F0, 139C.


I/O state assumes that  $\overline{G} \le V_{IL}$ . Activation of nonvolatile cycles does not depend on the state of  $\overline{G}$ .

 $<sup>\</sup>underline{t_{RESTORE}} \text{ starts from the time } V_{CC} \text{ rises above } V_{SWITCH}.$   $HSB \text{ is an I/O that has a week internal pullup; } \underline{it \text{ is }} \text{ basically an open drain output. It is meant to allow up to } 3\underline{2} \text{ U632H64 to be ganged}$ together for simultaneous storing. Do not use  $\overline{\text{HSB}}$  to pullup any external circuitry other than other U632H64  $\overline{\text{HSB}}$  pins.

## PowerStore and automatic Power Up RECALL



## **Hardware Controlled STORE**




| No.  | Software Controlled STORE/              | Syn                |                       | Unit |      |       |
|------|---|--------------------|-----------------------|------|------|-------|
| 140. | RECALL Cycle                            | Alt.               | IEC                   | Min. | Max. | Oiiit |
| 29   | STORE/RECALL Initiation Time            | t <sub>AVAV</sub>  | t <sub>cR</sub>       | 25   |      | ns    |
| 30   | Chip Enable to Output Inactives         | t <sub>ELQZ</sub>  | t <sub>dis(E)SR</sub> |      | 600  | ns    |
| 31   | STORE Cycle Time                        | t <sub>ELQXS</sub> | t <sub>d(E)S</sub>    |      | 10   | ms    |
| 32   | RECALL Cycle Timer                      | t <sub>ELQXR</sub> | t <sub>d(E)R</sub>    |      | 20   | μs    |
| 33   | Address Setup to Chip Enable            | t <sub>AVELN</sub> | t <sub>su(A)SR</sub>  | 0    |      | ns    |
| 34   | Chip Enable Pulse Width <sup>s, t</sup> | t <sub>ELEHN</sub> | t <sub>w(E)SR</sub>   | 20   |      | ns    |
| 35   | Chip Disable to Address Change          | t <sub>EHAXN</sub> | t <sub>h(A)SR</sub>   | 0    |      | ns    |


- $t_{\text{PDSTORE}} \underset{\text{HSB}}{\text{approximate}} \ t_{\text{d(E)S}} \ \text{or} \ t_{\text{d(H)S}}; t_{\text{DELAY}} \ \text{approximate} \ t_{\text{dis(H)S}}.$  After  $t_{\text{w(H)S}}$  is hold down internal by STORE operation.
- An automatic RECALL also takes place at power up, starting when  $V_{CC}$  exceeds  $V_{SWITCH}$  and takes  $t_{RESTORE}$ .  $V_{CC}$  must not drop below V<sub>SWITCH</sub> once it has been exceeded for the RECALL to function properly.
- Once the software controlled STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.
- Noise on the E pin may trigger multiple READ cycles from the same address and abort the address sequence.



## Software Controlled STORE/RECALL Cycle<sup>t, u, v, w</sup> (E = HIGH after STORE initiation)



## Software Controlled STORE/RECALL Cycle<sup>t, u, v, w</sup> ( $\overline{E}$ = LOW after STORE initiation)




u: If the chip enable pulse width is less then  $t_{a(E)}$  (see READ cycle) but greater than or equal to  $t_{w(E)SR}$ , then the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.

v: W must be HIGH when E is LOW during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW throughout. Addresses 1 through 6 are found in the mode selection table. Address 6 determines whether the U632H64 performs a STORE or RECALL.

w: E must be used to clock in the address sequence for the Software controlled STORE and RECALL cycles.

## **Test Configuration for Functional Check**





- x: In measurement of  $t_{\rm dis}$ -times and  $t_{\rm en}$ -times the capacitance is 5 pF.
- y: Between  $V_{CC}$  and  $V_{SS}$  must be connected a high frequency bypass capacitor 0.1  $\mu F$  to avoid disturbances.

| Capacitance <sup>e</sup> | Conditions                        | Symbol | Min. | Max. | Unit |
|--------------------------|-----------------------------------|--------|------|------|------|
| Input Capacitance        | $V_{CC} = 5.0 V$ $V_{I} = V_{SS}$ | Cı     |      | 8    | pF   |
| Output Capacitance       | $f = 1 MHz$ $T_a = 25 °C$         | Co     |      | 7    | pF   |

All pins not under test must be connected with ground by capacitors.

## **Ordering Code**





## **Device Operation**

The U632H64 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the STORE operation) or from EEPROM to SRAM (the RECALL operation). In this mode SRAM functions are disabled.

STORE cycles may be initiated under user control via a software sequence or HSB assertion and are also automatically initiated when the power supply voltage level of the chip falls below  $V_{\text{SWITCH}}$ . RECALL operations are automatically initiated upon power up and may occur also when  $V_{\text{CCX}}$  rises above  $V_{\text{SWITCH}}$  after a low power condition. RECALL cycles may also be initiated by a software sequence.

#### **SRAM READ**

The U632H64 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are LOW and HSB and  $\overline{W}$  are HIGH. The address specified on pins A0 - A12 determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{cR}$ . If the READ is initiated by  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{a(E)}$  or at  $t_{a(G)}$ , whichever is later. The data outputs will repeatedly respond to address changes within the  $t_{cR}$  access time without the need for transition on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought HIGH or  $\overline{W}$  or HSB is brought LOW.

## **SRAM WRITE**

A WRITE cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW and  $\overline{HSB}$  is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  goes HIGH at the end of the cycle. The data on pins DQ0 - 7 will be written into the memory if it is valid  $t_{su(D)}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{su(D)}$  before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  is kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left LOW, internal circuitry will turn off the output buffers  $t_{dis(W)}$  after  $\overline{W}$  goes LOW.

## **Automatic STORE**

During normal operation, the U632H64 will draw current from  $V_{CCX}$  to charge up a capacitor connected to the  $V_{CAP}$  pin. This stored charge will be used by the chip to perform a single STORE operation. If the voltage on the  $V_{CCX}$  pin drops below  $V_{SWITCH}$ , the part will automatically disconnect the  $V_{CAP}$  pin from  $V_{CCX}$  and initiate a STORE operation.

Figure 1 shows the proper connection of capacitors for automatic STORE operation. The charge storage capacitor should have a capacity of 100  $\mu F$  ( $\pm$  20 %) at 6 V. Each U632H64 must have its own 100  $\mu F$  capacitor. Each U632H64 must have a high quality, high frequency bypass capacitor of 0.1  $\mu F$  connected between  $V_{CAP}$  and  $V_{SS}$ , using leads and traces that are as short as possible. This capactior do not replace the normal expected high frequency bypass capacitor between the power supply voltage and  $V_{SS}$ .

In order to prevent unneeded STORE operations, automatic STOREs as well as those initiated by externally driving HSB LOW will be ignored unless at least one WRITE operation has taken place since the most recent STORE cycle. Note that if HSB is driven LOW via external circuitry and no WRITEs have taken place, the part will still be disabled until HSB is allowed to return HIGH. Software initiated STORE cycles are performed regardless of whether or not a WRITE operation has taken place.

#### **Automatic RECALL**

During power up an automatic RECALL takes place. At a low power condition (power supply voltage <  $V_{SWITCH}$ ) an internal RECALL request may be latched. As soon as power supply voltage exceeds again the sense voltage of  $V_{SWITCH}$ , a requested RECALL cycle will automatically be initiated and will take  $t_{RESTORE}$  to complete.

If the U632H64 is in a WRITE state at the end of a power up RECALL, the SRAM data will be corrupted. To help avoid this situation, a 10 K $\Omega$  resistor should be connected between  $\overline{W}$  and power supply voltage.

#### Software Nonvolatile STORE

The U632H64 software controlled STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the U632H64 implements nonvolatile operation while remaining compatible with standard 8K x 8 SRAMs. During the STORE cycle, an erase of the previous nonvolatile data is performed first, followed by parallel programming of all nonvolatile elements. Once a STORE cycle is initiated, further inputs and outputs are disabled until the cycle is completed.

Because a sequence of addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted.

To initiate the STORE cycle the following READ sequence must be performed:



## U632H64

| 1. | Read address | 0000 | (hex) | Valid READ     |
|----|--------------|------|-------|----------------|
| 2. | Read address | 1555 | (hex) | Valid READ     |
| 3. | Read address | 0AAA | (hex) | Valid READ     |
| 4. | Read address | 1FFF | (hex) | Valid READ     |
| 5. | Read address | 10F0 | (hex) | Valid READ     |
| 6. | Read address | 0F0F | (hex) | Initiate STORE |

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles are used in the sequence, although it is not necessary that  $\overline{G}$  is LOW for the sequence to be valid. After the  $t_{STORE}$  cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### Sorftware Nonvolatile RECALL

A RECALL cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operations must be performed:

| 1. | Read address | 0000 | (hex) | Valid READ      |
|----|--------------|------|-------|-----------------|
| 2. | Read address | 1555 | (hex) | Valid READ      |
| 3. | Read address | 0AAA | (hex) | Valid READ      |
| 4. | Read address | 1FFF | (hex) | Valid READ      |
| 5. | Read address | 10F0 | (hex) | Valid READ      |
| 6. | Read address | 0F0E | (hex) | Initiate RECALL |

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

## **HSB Nonvolatile STORE**

The hardware controlled STORE Busy pin (HSB) is connected to an open drain circuit acting as both input and output to perform two different functions. When driven LOW by the internal chip circuitry it indicates that a STORE operation (initiated via any means) is in progress within the chip. When driven LOW by external circuitry for longer than  $t_{w(H)S}$ , the chip will conditionally initiate a STORE operation after  $t_{dis(H)S}$ .

READ and WRITE operations that are in progress when HSB is driven LOW (either by internal or external circuitry) will be allowed to complete before the STORE operation is performed, in the following manner.

After  $\overline{\text{HSB}}$  goes LOW, the part will continue normal SRAM operation for  $t_{\text{dis}(\text{H})\text{S}}$ . During  $t_{\text{dis}(\text{H})\text{S}}$ , a transition on any address or control signal will terminate SRAM operation and cause the STORE to commence.

Note that if an SRAM WRITE is attempted after HSB

has been forced LOW, the WRITE will not occur and the STORE operation will begin immediately. HARD-WARE-STORE-BUSY (HSB) is a high speed, low drive capability bidirectional control line.

In order to allow a bank of U632 $\underline{\text{H64s}}$  to perform synchronized STORE functions, the HSB pin from a number of chips may be connected together. Each <u>chip</u> contains a small internal current source to pull HSB HIGH when it is not being driven LOW. To decrease the sensitivity of this signal to noise generated on the PC board, it may optionally be pulled to power supply via an external resistor with a value such that the combined load of the resistor and all parallel chip connections does not exceed  $I_{\mbox{HSBOL}}$  at  $V_{\mbox{OL}}$  (see Figure 1 and 2). Only if  $\overline{\mbox{HSB}}$  is to be connected to external circuits, an

During any STORE operation, regardless of how it was initiated, the U632H64 will continue to drive the  $\overline{\text{HSB}}$  pin LOW, releasing it only when the STORE is complete

external pull-up resistor should be used.

Upon completion of a STORE operation, the part will be disabled until HSB actually goes HIGH.

#### **Hardware Protection**

The U632H64 offers hardware protection against inadvertent STORE operation during low voltage conditions. When  $V_{CAP} < V_{SWITCH}$ , all software or HSB initiated STORE operations will be inhibited.

## **Preventing Automatic STORES**

The *PowerStore* function can be disabled on the fly by holding HSB HIGH with a driver capable of sourcing 15 mA at V<sub>OH</sub> of at least 2.2 V as it will have to overpower the internal pull-down device that drives HSB LOW at the onset of an *PowerStore* for 50 ns.


When the U632H64 is connected for <code>PowerStore</code> operation (see Figure 1) and  $V_{CCX}$  crosses  $V_{SWITCH}$  on the way down, the U632H64 will attempt to pull HSB LOW; if HSB does not actually get below  $V_{IL}$ , the part will stop trying to pull HSB LOW and abort the <code>PowerStore</code> attempt.

## **Disabling Automatic STORES**

If the *PowerStore* function is not required, then  $V_{CAP}$  should be tied directly to the power supply and  $V_{CCX}$  should by tied to ground. In this mode, STORE operation may be triggered through software control or the  $\overline{HSB}$  pin. In either event,  $V_{CAP}$  (Pin 1) must always have a proper bypass capacitor connected to it (Figure 2).



## Disabling Automatic STORES: STORE Cycle Inhibit and Automatic Power Up RECALL






Figure 1: Automatic STORE Operation
Schematic Diagram




Figure 2: Disabling Automatic STORES
Schematic Diagram

## **Low Average Active Power**

The U632H64 has been designed to draw significantly less power when  $\overline{E}$  is LOW (chip enabled) but the access cycle time is longer than 55 ns.

When E is HIGH the chip consumes only standby current.

The overall average current drawn by the part depends on the following items:

- 1. CMOS or TTL input levels
- 2. the time during which the chip is disabled ( $\overline{E}$  HIGH)
- 3. the cycle time for accesses (E LOW)
- 4. the ratio of READs to WRITEs
- 5. the operating temperature
- 6. the power supply voltage level

The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved.



#### LIFE SUPPORT POLICY

SIMTEK products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SIMTEK product could create a situation where personal injury or death may occur. Components used in life-support devices or systems must be expressly authorized by SIMTEK for such purpose.

## LIMITED WARRANTY

The information in this document has been carefully checked and is believed to be reliable. However SIMTEK Corporation (SIMTEK) makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon it. The information in this document describes the type of component and shall not be considered as assured characteristics.

SIMTEK does not guarantee that the use of any information contained herein will not infringe upon the patent, trademark, copyright, mask work right or other rights of third parties, and no patent or licence is implied hereby. This document does not in any way extent SIMTEK's warranty on any product beyond that set forth in its standard terms and conditions of sale.

SIMTEK reserves terms of delivery and reserves the right to make changes in the products or specifications, or both, presented in this publication at any time and without notice.

Phone: +(800)637-1667 • Fax: +(719)531-9481 • Email: information@simtek.com • http://www.simtek.com

# **Change record**

| Date/Rev   | Name                              | Change  |
|------------|-----------------------------------|---|
| 01.11.2001 | Ivonne Steffens                   | format revision and release for "Memory CD 2002"                                  |
| 22.04.2002 | Thomas Wolf<br>Matthias Schniebel | removing "at least" for the 100 μF capacitor on page 11 (Automatic STORE)         |
| 25.09.2002 | Matthias Schniebel                | adding "Type 1" to SOP28 (330 mil)  |
| 02.02.2004 | Matthias Schniebel                | 10 <sup>6</sup> STORE cycles / 100 years data retention                           |
| 20.04.2004 | Matthias Schniebel                | adding "Leadfree Green Package" to ordering information adding "Device Marking"   |
| 7.4.2005   | Stefan Günther                    | adding RoHS compliance and Pb- free, S2 for chippack and PDIP28 (300 mil) deleted |
| 31.03.2006 | Simtek                            | Assigned Simtek Document Control Number   |
| 15.08.2006 | Simtek                            | Moved Product to End of Life Status   |