U74CBTLV3125 cmos ic


LOW-VOLTAGE QUADRUPLE FET BUS SWITCH

DESCRIPTION

The **U74CBTLV3125** quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable ($\overline{\rm OE}$) input is high.

The device is fully specified for partial-power-down applications using l_{off} . The l_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, $\overline{\rm OE}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.




■ FEATURES


- * 5-Ω Switch Connection Between Two Ports
- * Standard '125-Type Pinout
- * Isolation Under Power-Off Conditions

■ ORDERING INFORMATION

Ordering	Dealsons	Dealine		
Lead Free	Halogen Free	Package	Packing	
U74CBTLV3125L-P14-R	U74CBTLV3125G-P14-R	TSSOP-14	Tape Reel	




MARKING



www.unisonic.com.tw 1 of 6


■ PIN CONFIGURATION




■ FUNCTION TABLE (each bus switch)

INPUT OE	FUNCTION	
L	A port = B port	
Н	Disconnect	

■ LOGIC DIAGRAM (positive logic)



■ SIMPLIFIED SCHEMATIC (each FET switch)



U74CBTLV3125

ABSOLUTE MAXIMUM RATING (Unless otherwise specified)(Note 1)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{CC}	-0.5~4.6	V
Input Voltage	VI	-0.5~4.6	V
Continuous channel current		128	mA
Input Clamp Current(V _{I/O} <0)	I _{IK}	-50	mA
Storage Temperature	T _{STG}	-65 ~ +150	°C

Notes: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ RECOMMENDED OPERATING COMDITIONS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	Vcc		2.3		3.6	V
High control input valte as	V	V _{CC} =2.3V~2.7V	1.7			V
High-control input voltage	V _{IH}	V _{CC} =2.7V~3.6V	2			V
Law control inner traditions	M	V _{CC} =2.3V~2.7V			0.7	V
Low-control input voltage	V _{IL}	V _{CC} =2.7V~3.6V			8.0	V
Operating Temperature	T _A		-40		+125	°C

Note: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	θ_{JA}	113	°C/W

■ STATIC CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST C	ONDITIONS		MIN	TYP	MAX	UNIT	
Digital Input Diode Voltage	V_{IK}	$V_{CC} = 3V$, $I_I = -18mA$					-1.2	V	
Input Leakage Current	I _I	V _{CC} =3.6V, V _I =V _{CC} or	r GND				±1	μΑ	
Power off Leakage Carrent	I _{off}	$V_{CC}=0, V_I \text{ or } V_O=0 \text{ to}$	4.5V				10	μΑ	
Quiosceut Supply Current	I _{CC}	V_{CC} =3.6V, V_{I} = V_{CC} c	or GND, I _O =0				10	μΑ	
Additional Quiescent Supply Current		Control Input; V _{CC} =3 Other inputs at V _{CC} (out at 3V,			300	μA	
Control input Capacitance	Cı	Control Input; V _O =3V or 0			2.5		рF		
I/O Capacitance (OFF)	C _{IO(OFF)}	V _O =3V or 0, OE=GND			7		рF		
		\	\/_O	I _I =64mA		5	8	Ω	
		V _{CC} =2.3V	V _I =0	I _I =24mA		5	8	Ω	
Desister between two nerts		Typ. at V _{CC} =2.5V	V _I =1.7V	I _I =-15mA		27	40	Ω	
Resistor between two ports	R _{ON}		\/ =0\/	I _I =64mA		5	7	Ω	
		V _{CC} =3V	V _{CC} =3V	V _I =0V	I _I =24mA		5	7	Ω
			V _I =2.4V	I _I =-15mA		10	15	Ω	

Note: All typical values are at V_{CC} =3.3V, T_A =25°C, unless otherwise noted.


■ DYNAMIC CHARACTERISTICS (Unless otherwise specified)

See Fig. 1 and Fig. 2 for test circuit and waveforms.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Francisco (A an D) to sutmit (D an A)	4 /4 /4 \	V _{CC} =2.5V±0.2V			0.35	ns
From input (A or B) to output (B or A)	t _{pd} (t _{PLH} /t _{PHL)}	V _{CC} =3.3V±0.3V			0.25	ns
[1 / 1 / 1	V _{CC} =2.5V±0.2V	2		4.6	ns
From input (OE) to output (A or B)	t _{en} (t _{PZL} /t _{PZH})	V _{CC} =3.3V±0.3V	2		4.4	ns
[4 /4 /4 \	V _{CC} =2.5V±0.2V	1.1		3.9	ns
From input (OE) to output (A or B)	t _{dis} (t _{PLZ} /t _{PHZ})	V _{CC} =3.3V±0.3V	1.0		4.2	ns

^{2.} The package thermal impedance is calculated in accordance with JESD 51.

TEST CIRCUIT AND WAVEFORMS



V _{CC}	R_L	CL	VΔ
2.5V±0.2V	500	30pF	0.15V
3.3V±0.3V	500	50pF	0.3V

TEST	S
t_{PD}	Open
t _{PHZ} /t _{PZH}	GND
t _{PLZ} /t _{PZL}	2×Vcc


Note: C_L includes probe and jig capacitance.

 $t_{\text{PLZ}}\,\text{and}\,\,t_{\text{PHZ}}\,\text{are}$ the same as $t_{\text{dis}}.$


 t_{PZL} and t_{PZH} are the same as $t_{\text{en}}.$

 $t_{\text{PLH}}\, \text{and}\,\, t_{\text{PHL}}\, \text{are the same as}\,\, t_{\text{PD}}.$

Fig. 1 Load circuitry for switching times.



PROPAGATION DELAY TIMES



ENABLE AND DISABLE TIMES

Note: All input pulses are supplied by generators having the following characteristics: t_r , $t_f \le 2ns$; PRR $\le 10MHz$; ZO= 50Ω .

Fig. 2 Propagation delay from input(A) to output(B) and Output transition time.



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.