

U74LVC126A

CMOS IC

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

■ DESCRIPTION

The **U74LVC126A** are quadruple bus buffer gates featuring independent line drivers with 3-state outputs. When OE is low, the nY outputs are in a high-impedance state. When OE is high, the device passes non-inverted data from the nA input to its nY output.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pull-down resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Inputs can be driven from either 3.3V to 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

■ FEATURES



- * 1.65V to 3.6V V_{CC} Operation
- * Max t_{PD} of 4.7ns from A to Y at V_{CC} = 3.3V, C_L = 50pF, R_L = 500Ω
- * ±24mA output driver at 3V

■ ORDERING INFORMATION


Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74LVC126AL-S14-R	U74LVC126AG-S14-R	SOP-14	Tape Reel
U74LVC126AL-P14-R	U74LVC126AG-P14-R	TSSOP-14	Tape Reel
U74LVC126AL-QAF-R	U74LVC126AG-QAF-R	QFN-14(2.5×3.0)	Tape Reel

 U74LVC126AG-S14-R	(1)Packing Type (2)Package Type (3)Green Package (1) R: Tape Reel (2) S14: SOP-14, P14: TSSOP-14 QAF: QFN-14(2.5×3.0) (3) G: Halogen Free and Lead Free, L: Lead Free
--	---


■ MARKING

SOP-14 / TSSOP-14	QFN-14(2.5×3.0)
 Date Code L: Lead Free G: Halogen Free Lot Code	 LVC126A

■ PIN CONFIGURATION



SOP-14 / TSSOP-14




QFN-14(2.5×3.0)

Note: Connect exposed pad to GND

■ FUNCTION TABLE

INPUT		OUTPUT
OE	A	Y
H	H	H
H	L	L
L	X	Z

■ LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING (Unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{CC}	-0.5~6.5	V
Input Voltage	V _{IN}	-0.5~6.5	V
Output Voltage	V _{OUT}	-0.5~V _{CC} +0.5	V
Input Clamp Current (V _{IN} <0)	I _{IK}	-50	mA
Output Clamp Current (V _{OUT} <0, or V _{OUT} >V _{CC})	I _{OK}	-50	mA
Output Current	I _{OUT}	±50	mA
V _{CC} or GND Current	I _{CC}	±100	mA
Power Dissipation	P _D	500	mW
Storage Temperature	T _{STG}	-65 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junctions to Ambient	SOP-14	100	°C/W
	TSSOP-14	130	°C/W
	QFN-14(2.5×3.0)	104	°C/W

■ RECOMMENDED OPERATING CONDITIONS (Unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V _{CC}	Operating	1.65		3.6	V
		Data retention only	1.5			
Input Voltage	V _{IN}		0		5.5	V
Output Voltage	V _{OUT}		0		V _{CC}	V
High-Level Output Current	I _{OH}	V _{CC} =1.65V			-4	mA
		V _{CC} =2.3V			-8	
		V _{CC} =2.7V			-12	
		V _{CC} =3V			-24	
Low-Level Output Current	I _{OL}	V _{CC} =1.65V			4	mA
		V _{CC} =2.3V			8	
		V _{CC} =2.7V			12	
		V _{CC} =3V			24	
Input Transition Rise or Fall Rate	Δt/ΔV		0		10	ns/V
Operating Temperature	T _A		-40		+125	°C

U74LVC126A

CMOS IC

■ ELECTRICAL CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	TA=25°C			TA=-40~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
High-Level Input Voltage	V _{IH}	V _{CC} =1.65V ~ 1.95V	V _{CC} × 0.65			V _{CC} × 0.65			V
		V _{CC} =2.3V ~ 2.7V	1.7			1.7			V
		V _{CC} =2.7V ~ 3.6V	2			2			V
Low-Level Input Voltage	V _{IL}	V _{CC} =1.65V ~ 1.95V			V _{CC} × 0.35			V _{CC} × 0.35	V
		V _{CC} =2.3V ~ 2.7V			0.7			0.7	V
		V _{CC} =2.7V ~ 3.6V			0.8			0.8	V
High-Level Output Voltage	V _{OH}	V _{CC} =1.65V ~ 3.6V, I _{OH} =-100μA	V _{CC} -0. 2			V _{CC} -0. 3			V
		V _{CC} =1.65V, I _{OH} =-4mA	1.2			1.05			V
		V _{CC} =2.3V, I _{OH} =-8mA	1.7			1.55			V
		V _{CC} =2.7V, I _{OH} =-12mA	2.2			2.05			V
		V _{CC} =3V, I _{OH} =-12mA	2.4			2.25			V
		V _{CC} =3V, I _{OH} =-24mA	2.3			2			V
Low-Level Output Voltage	V _{OL}	V _{CC} =1.65V ~ 3.6V, I _{OL} =100μA			0.1			0.3	V
		V _{CC} =1.65V, I _{OL} =4mA			0.45			0.6	V
		V _{CC} =2.3V, I _{OL} =8mA			0.7			0.8	V
		V _{CC} =2.7V, I _{OL} =12mA			0.4			0.6	V
		V _{CC} =3V, I _{OL} =24mA			0.55			0.8	V
Input Leakage Current (A or OE input)	I _{I(LEAK)}	V _{IN} =5.5V or GND, V _{CC} =3.6V			±1			±20	μA
High-impedance state Current	I _{OZ}	V _{OUT} =V _{CC} or GND, V _{CC} =3.6V			±1			±20	μA
Quiescent Supply Current	I _{CC}	V _{IN} =V _{CC} or GND, I _{OUT} =0, V _{CC} =3.6V			1			40	μA
Additional quiescent supply current	ΔI _{CC}	One input at V _{CC} - 0.6V, V _{CC} =2.7V to 3.6V, other inputs at V _{CC} or GND			500			5000	μA


■ SWITCHING CHARACTERISTICS (Unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	TA=25°C			TA=-40~+125°C			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
Propagation delay from input A to output Y	t _{PD}	V _{CC} =1.8V			18			20	ns
		V _{CC} =2.5V±0.2V	1		8.2			10.7	ns
		V _{CC} =2.7V	1		6.2			7.7	ns
		V _{CC} =3.3V±0.3V	1		5.7			7.2	ns
Propagation delay from input OE to output Y	t _{EN}	V _{CC} =1.8V			22			24	ns
		V _{CC} =2.5V±0.2V	1		8.3			10.4	ns
		V _{CC} =2.7V	1		6.3			8.3	ns
		V _{CC} =3.3V±0.3V	1		5.7			7.7	ns
Propagation delay from input OE to output Y	t _{DIS}	V _{CC} =1.8V			15			17	ns
		V _{CC} =2.5V±0.2V	1		8.7			10.8	ns
		V _{CC} =2.7V	1		6.7			8.7	ns
		V _{CC} =3.3V±0.3V	1.3		6			7.8	ns
Skew between any two outputs of the same package switching in the same direction	t _{SK(O)}	V _{CC} =3.3V±0.3V			1			1.5	ns

■ OPERATING CHARACTERISTICS (f=10MHz, Outputs enable, unless otherwise specified)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input Capacitance	C_{IN}	$V_{IN}=V_{CC}$ or GND, $V_{CC}=3.3V$		4.5		pF
Output Capacitance	C_{OUT}	$V_{OUT}=V_{CC}$ or GND, $V_{CC}=3.3V$		7		pF
Power dissipation capacitance per gate	C_{PD}	$V_{CC} = 1.8V$		20		pF
		$V_{CC} = 2.5V$		21		pF
		$V_{CC} = 3.3V$		22		pF
		$V_{CC} = 1.8V$		2		pF
		$V_{CC} = 2.5V$		3		pF
		$V_{CC} = 3.3V$		4		pF

■ TEST CIRCUIT AND WAVEFORMS




TEST	S1		
	$V_{CC} = 1.8V \pm 0.15V$	$V_{CC} = 2.5V \pm 0.2V$	$V_{CC} = 2.7V \text{ AND } 3.3V \pm 0.3V$
t_{PLH}/t_{PHL}	Open	Open	Open
t_{PLZ}/t_{PZL}	V_{LOAD}	V_{LOAD}	6V
t_{PHZ}/t_{PZH}	GND	GND	GND

V_{CC}	Input		V_M	V_{LOAD}	C_L	R_L	V_Δ
	V_{IN}	t_R, t_F					
$1.8V \pm 0.15V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2*V_{CC}$	$30pF$	$1k\Omega$	$0.15V$
$2.5V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2*V_{CC}$	$30pF$	500Ω	$0.15V$
$2.7V$	V_{CC}	$\leq 2ns$	$1.5V$	$6V$	$50pF$	500Ω	$0.3V$
$3.3V \pm 0.3V$	V_{CC}	$\leq 2ns$	$1.5V$	$6V$	$50pF$	500Ω	$0.3V$



Voltage Waveforms Propagation Delay Times

■ TEST CIRCUIT AND WAVEFORMS(Cont.)



Voltage Waveforms Enable and Disable Times

Notes: 1. C_L includes probe and jig capacitance.

2. All input pulses are supplied by generators having the following characteristics: PRR $\leq 1\text{MHz}$, $Z_0 = 50\Omega$.

3. t_{PLH} and t_{PHL} are the same as t_{PD} .

4. t_{PZL} and t_{PZH} are the same as t_{EN} .

5. t_{PLZ} and t_{PHZ} are the same as t_{DIS} .

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.