
RAD-TOLERANT CLASS-V REGULATING PULSE WIDTH MODULATOR

FEATURES

- QML-V Qualified, SMD 5962-89511
- Rad-Tolerant: 30 kRad (Si) TID ⁽¹⁾
- 8-V to 35-V Operation
- 5.1-V Buried Zener Reference Trimmed to $\pm 0.75\%$
- 100-Hz to 400-kHz Oscillator Range
- Separate Oscillator Sync Terminal
- Adjustable Deadtime Control
- Internal Soft Start
- Pulse-by-Pulse Shutdown
- Input Undervoltage Lockout With Hysteresis
- Latching PWM to Prevent Multiple Pulses
- Dual Source/Sink Output Drivers
- Low Cross Conduction Output Stage
- Tighter Reference Specifications

(1) Radiation tolerance is a typical value based upon initial device qualification with dose rate = 10 mrad/sec. Radiation Lot Acceptance Testing is available - contact factory for details.


DESCRIPTION

The UC1525B pulse width modulator integrated circuit is designed to offer improved performance and lowered external parts count when used in designing all types of switching power supplies. The on-chip 5.1-V buried zener reference is trimmed to $\pm 0.75\%$, and the input common-mode range of the error amplifier includes the reference voltage, eliminating external resistors. A sync input to the oscillator allows multiple units to be slaved or a single unit to be synchronized to an external system clock. A single resistor between the CT and the discharge terminals provide a wide range of dead-time adjustment. These devices also feature built-in soft-start circuitry with only an external timing capacitor required. A shutdown terminal controls both the soft-start circuitry and the output stages, providing instantaneous turn off through the PWM latch with pulsed shutdown, as well as soft-start recycle with longer shutdown commands. These functions are also controlled by an undervoltage lockout which keeps the outputs off and the soft-start capacitor discharged for sub-normal input voltages. This lockout circuitry includes approximately 500 mV of hysteresis for jitter-free operation. Another feature of these PWM circuits is a latch following the comparator. Once a PWM pulse has been terminated for any reason, the outputs remain off for the duration of the period. The latch is reset with each clock pulse. The output stages are totem-pole designs capable of sourcing or sinking in excess of 200 mA. The UC1525B output stage features NOR logic, giving a LOW output for an OFF state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

BLOCK DIAGRAM



This device has limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	FK	5962-8951106V2A	UC1525BFK-SP

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

+V _{IN}	Supply voltage		40 V
V _C	Collector supply voltage		40 V
	Logic inputs		–0.3 V to 5.5 V
V _I	Analog inputs		–0.3 V to V _{IN}
I _O	Output current, source or sink		500 mA
	Reference output current		50 mA
	Oscillator charging current		5 mA
P _D	Power dissipation	T _A = 25°C	1000 mW
		T _C = 25°C	2000 mW
T _J	Operating junction temperature		–55°C to 150°C
T _{stg}	Storage temperature range		–65°C to 150°C
T _{lead}	Lead temperature (soldering, 10 seconds)		300°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground. Currents are positive into, negative out of the specified terminal.


RECOMMENDED OPERATING CONDITIONS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
+V _{IN}	Input voltage	8	35	V
V _C	Collector supply voltage	4.5	35	V
	Sink/source load current (steady state)	0	100	mA
	Sink/source load current (peak)	0	400	mA
	Reference load current	0	20	mA
	Oscillator frequency range	0.1	400	kHz
	Oscillator timing resistor	2	150	kΩ
	Oscillator timing capacitor	0.001	0.1	μF
	Dead time resistor range	0	500	Ω

- (1) Range over which the device is functional and parameter limits are specified.

CONNECTION DIAGRAM



ELECTRICAL CHARACTERISTICS

$V_{IN} = 20\text{ V}$, $T_A = T_J = -55^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Reference Section					
Output voltage	$T_J = 25^\circ\text{C}$	5.062	5.10	5.138	V
Line regulation	$V_{IN} = 8\text{ V}$ to 35 V		5	10	mV
Load regulation	$I_L = 0\text{ mA}$ to 20 mA		7	15	mV
Temperature stability ⁽¹⁾	Over operating range		10	50	mV
Total output variation	Over line, load, and temperature	5.036		5.164	V
Short-circuit current	$V_{REF} = 0\text{ V}$, $T_J = 25^\circ\text{C}$		80	100	mA
Output noise voltage ⁽¹⁾	$10\text{ Hz} \leq f \leq 10\text{ kHz}$, $T_J = 25^\circ\text{C}$		40	200	μVrms
Oscillator Section					
Initial accuracy ⁽²⁾	$T_J = 25^\circ\text{C}$		± 2	± 6	%
Voltage stability ⁽²⁾	$V_{IN} = 8\text{ V}$ to 35 V		± 0.3	± 1	%
Temperature stability ⁽¹⁾⁽²⁾	Over operating range		± 3	± 6	%
Minimum frequency	$R_T = 200\text{ k}\Omega$, $C_T = 0.1\text{ }\mu\text{F}$			120	Hz
Maximum frequency	$R_T = 2\text{ k}\Omega$, $C_T = 470\text{ pF}$	400			kHz
Current mirror	$I_{RT} = 2\text{ mA}$	1.7	2.	2.2	mA
Clock amplitude ⁽²⁾		3	3.5		V
Clock width ⁽²⁾	$T_J = 25^\circ\text{C}$	0.3	0.5	1	μs
Sync threshold		1.2	2	2.8	V
Sync input current	Sync = 3.5 V		1	2.5	mA

(1) Parameters ensured by design and/or characterization, if not production tested.

(2) Tested at $f_{osc} = 40\text{ kHz}$ ($R_T = 3.6\text{ k}\Omega$, $C_T = 0.01\text{ }\mu\text{F}$, $R_D = 0\text{ }\Omega$).
Approximate oscillator frequency is defined by: $f = 1/(C_T(0.7 \times R_T + 3R_D))$.







ELECTRICAL CHARACTERISTICS (continued)
 $V_{IN} = 20\text{ V}$, $T_A = T_J = -55^\circ\text{C}$ to 125°C (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Error Amplifier Section ($V_{CM} = 5.1\text{ V}$)					
Input offset voltage			0.5	5	mV
Input bias current			1	10	μA
Input offset current				1	μA
DC open loop gain	$R_L \geq 10\text{ M}\Omega$	60	75		dB
Gain-bandwidth product ⁽³⁾	$A_V = 0\text{ dB}$, $T_J = 25^\circ\text{C}$	1	2		MHz
Output low level			0.2	0.5	V
Output high level		3.8	5.6		V
Common mode rejection	$V_{CM} = 1.5\text{ V}$ to 5.2 V	60	75		dB
Supply voltage rejection	$V_{IN} = 8\text{ V}$ to 35 V	50	60		dB
PWM Comparator					
Minimum duty cycle				0	%
Maximum duty cycle ⁽⁴⁾		45	49		%
Input threshold ⁽⁴⁾	Zero duty cycle	0.7	0.9		V
Input threshold ⁽⁴⁾	Maximum duty cycle		3.3	3.6	V
Input bias current			0.05		μA
Shutdown Section					
Soft start current	$V_{SHUTDOWN} = 0\text{ V}$, $V_{SOFTSTART} = 0\text{ V}$	25	50	80	μA
Soft start low level	$V_{SHUTDOWN} = 2.5\text{ V}$		0.4	0.7	V
Shutdown threshold	To outputs, $V_{SOFTSTART} = 5.1\text{ V}$, $T_J = 25^\circ\text{C}$	0.6	0.8	1	V
Shutdown input current	$V_{SHUTDOWN} = 2.5\text{ V}$		0.4	1	mA
Shutdown delay ⁽³⁾	$V_{SHUTDOWN} = 2.5\text{ V}$, $T_J = 25^\circ\text{C}$		0.2	0.5	μs
Output Drivers (Each Output) ($V_C = 20\text{ V}$)					
Output low level	$I_{SINK} = 20\text{ mA}$		0.2	0.4	V
	$I_{SINK} = 100\text{ mA}$		1	2	
Output high level	$I_{SOURCE} = 20\text{ mA}$	18	19		V
	$I_{SOURCE} = 100\text{ mA}$	17	18		
Undervoltage lockout	V_{COMP} and $V_{SOFTSTART} = \text{High}$	6	7	8	V
Collector leakage	$V_C = 35\text{ V}$			200	μA
Rise time ⁽³⁾	$C_L = 1\text{ nF}$, $T_J = 25^\circ\text{C}$		100	600	ns
Fall time ⁽³⁾	$C_L = 1\text{ nF}$, $T_J = 25^\circ\text{C}$		50	300	ns
Cross conduction charge	Per cycle, $T_J = 25^\circ\text{C}$		30		nC
Total Standby Current					
Supply current	$V_{IN} = 35\text{ V}$		14	20	mA

(3) Parameters ensured by design and/or characterization, if not production tested.

(4) Tested at $f_{osc} = 40\text{ kHz}$ ($R_T = 3.6\text{ k}\Omega$, $C_T = 0.01\text{ }\mu\text{F}$, $R_D = 0\text{ }\Omega$).
Approximate oscillator frequency is defined by: $f = 1/(C_T (0.7 \times R_T + 3R_D))$.


PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS







PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS (continued)

Since both the compensation and soft-start terminals (Pins 9 and 8) have current source pullups, either can readily accept a pulldown signal, which only has to sink a maximum of 100 μA to turn off the outputs. This is subject to the added requirement of discharging whatever external capacitance may be attached to these pins.

An alternate approach is the use of the shutdown circuitry of Pin 10, which has been improved to enhance the available shutdown options. Activating this circuit by applying a positive signal on Pin 10 performs two functions: the PWM latch is immediately set providing the fastest turn-off signal to the external soft-start capacitor. If the shutdown command is short, the PWM signal is terminated without significant discharge of the soft-start capacitor, thus, allowing, for example, a convenient implementation of pulse-by-pulse current limiting. Holding Pin 10 high for a longer duration, however, ultimately discharges this external capacitor, recycling slow turn-on upon release.




PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS (continued)






PRINCIPLES OF OPERATION AND TYPICAL CHARACTERISTICS (continued)

LAB TEST FIXTURE



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8951105V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-8951105V2A UC1525BL QMLV	
5962-8951105VEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-8951105VE A UC1525BJQMLV	
5962-8951106V2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962-8951106V2A UC1525BFBK -SP	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1525B-SP :

- Catalog: [UC1525B](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NO. OF TERMINALS **	A		B	
	MIN	MAX	MIN	MAX
20	0.342 (8,69)	0.358 (9,09)	0.307 (7,80)	0.358 (9,09)
28	0.442 (11,23)	0.458 (11,63)	0.406 (10,31)	0.458 (11,63)
44	0.640 (16,26)	0.660 (16,76)	0.495 (12,58)	0.560 (14,22)
52	0.740 (18,78)	0.761 (19,32)	0.495 (12,58)	0.560 (14,22)
68	0.938 (23,83)	0.962 (24,43)	0.850 (21,6)	0.858 (21,8)
84	1.141 (28,99)	1.165 (29,59)	1.047 (26,6)	1.063 (27,0)



4040140/D 01/11

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package can be hermetically sealed with a metal lid.
 - Falls within JEDEC MS-004

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice.
 - This package is hermetically sealed with a ceramic lid using glass frit.
 - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
 - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.