

UTC UNISONIC TECHNOLOGIES CO., LTD

UC3837L **CMOS IC**

LOW COST POWER-SAVING MODE PWM CONTROLLER FOR FLYBACK CONVEBNOERS

DESCRIPTION

The UTC UC3837L is a high performance current mode PWM controller ideally suited for low standby power. Low V_{DD} startup current make the power reliable on startup design and a large value resistor could be used in the startup circuit to minimize the standby power. At no load condition, the IC operates in power-saving mode for lower standby power, decreasing frequency for Higher conversion efficiency at light load condition.


The UTC UC3837L contains protection with automatic recovery including OLP (over load protection), OCP (cycle-by-cycle current limiting), and UVLO (VDD over voltage clamp and under voltage lockout). It also provides the protections including OTP (over temperature protection), OVP (over voltage protection) in UTC UC3837L with latched shut down. To protect the power MOSFET, Gate-drive output is fixed up to 16V max.

The internal slope compensation improves system stability at high PWM duty cycle output. Leading-edge blanking on current sense input removes the signal glitch, which offering minimal external component count in the design. Excellent EMI performance is achieved with UTC proprietary frequency hopping technique (ZL201020615247.1) together with soft driver control. Audio noise is eliminated due to switch frequency more than 20kHz during operation.

The UTC UC3837L has such applications as: battery charger, power adaptor, set-top box power supplies, ink jet printers, open-frame SMPS.



- * UTC proprietary frequency hopping technology for Improved EMI performance.
- * Power-saving mode for high light-load and standby efficiency
- * Soft Start
- * Dynamic peak current limiting for constant output power
- * Built-in synchronized slope compensation
- * OLP with automatic recovery
- * OTP and OVP (in UTC **UC3837L** with latch shut down)
- * V_{DD} clamp for higher security




- * Programming BNO/Line OVP for higher security
- * Fixed switch frequency 65kHz
- * Gate output voltage clamped at 16V
- * Low start-up current
- * Cycle-by-cycle current limiting
- * Under voltage lockout (UVLO)
- * Few external components required

UC3837L

ORDERING INFORMATION


Ordering Number	Package	Packing
UC3837LG-AG6-R	SOT-26	Tape Reel



■ MARKING




■ PIN CONFIGURATION



■ PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	GND	Ground.
2	FB	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and SENSE pin input.
3	BNO	Line input voltage brown out protection.
4	SENSE	Current sense input pin. Connected to MOSFET current sensing resistor node.
5	V_{DD}	Power supply.
6	GATE	The totem-pole output driver for driving the power MOSFET.

■ BLOCK DIAGRAM



■ ABSOLUTE MAXIMUM RATING (V_{DD}=15V, T_A=25°C, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{DD}	30	V
Input Voltage to FB Pin	V_{FB}	-0.3 ~ 7	V
Input Voltage to CS Pin	V_{SENSE}	-0.3 ~ 7	V
Junction Temperature	TJ	+150	°C
Operating Temperature	T _{OPR}	-40 ~ +125	°C
Storage Temperature	T _{STG}	-50 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ OPERATING RANGE

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{DD}	10 ~ 24	V

■ ELECTRICAL CHARACTERISTICS (V_{DD}=15V, T_A=25°C, unless otherwise specified)

DADAMETED	0)/////////////////////////////////////	TEGT COMPLETIONS	NAIN!	TVD	1443/	
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Section		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			45	
Start Up Current	I _{STR}	$V_{DD} = V_{DD(ON)} - 0.5V$		2	15	μA
IC Operating Current	I _{OP}	V _{FB} =3.5V		1.5	2.5	mA
V _{CC} Zener Clamp Voltage	V _{CC (clamp)}	I _{VCC} =20mA	28	30	32	V
Latch Release Threshold	$V_{TH\ LATCH}$	UTC UC3837L		4.6		V
Under-Voltage Lockout Section		1				
Start Threshold Voltage	V _{THD (ON)}		18	20	22	V
Min. Operating Voltage	$V_{DD (MIN)}$		6.5	8	9.5	V
Control Section					ı	
V _{FB} Open Loop Voltage Level	$V_{FB-OPEN}$			5.4		V
PWM Input Gain	A _{VCS}	$\Delta V_{FB}/\Delta V_{CS}$		3		V/V
Burst-Mode Out FB Voltage	$V_{FB (OUT)}$	V _{SENSE} =0		1.8		V
Burst-Mode Enter FB Voltage	$V_{FB (IN)}$	V _{SENSE} =0		1.6		V
Switch Frequency Normal	F_{SW}	V _{FB} =3.5V	60	65	70	KHz
Power-Saving	1 500	Before enter burst mode	20			KHz
Duty Cycle	D_{MAX}	V _{FB} =3.5V, V _{SENSE} =0	70	80	90	%
Frequency Hopping	F _{J (SW)}		-9		+9	%
Frequency V _{DD} Stability	F_DV	V _{DD} =12V~20V			10	%
Frequency Temperature Stability	F_{DT}	T=-40~110°C			10	%
Protection Section						
V _{CC} Over Voltage Protection Threshold	V_{OVP}	V _{FB} =3.9V	25	27	29	V
FB PIN Over Load Protection Threshold	V_{OLP}			4.2		V
Over Load Protection Delay-Time	T_{Delay}		60	88	120	mS
OTP Threshold	$T_{(THR)}$			140		°C
Soft Start Time	T_{SS}			5		mS
Current Limiting Section				=	-	
Peak Current Flat Threshold Voltage	$V_{\text{CS-F}}$	V _{FB} =3.9V, Duty≥60%		0.92		V
Peak Current Valley Threshold Voltage	V_{CS-V}	V _{FB} =3.9V, Duty=0%	0.68	0.74	8.0	V
Lead Edge Blanking Time	T_LEB		200	350	550	ns
Driver Output Section				=	-	
Output Voltage Low State	V_{OL}	V _{DD} =15V, I _O =-20mA			0.8	V
Output Voltage High State	V_{OH}	V _{DD} =15V, I _O =20mA	11			V
Output Voltage Rise Time	t_R	C _L =1.0nF		100		ns
Output Voltage Fall Time	t _F	C _L =1.0nF		60		ns
BNO Section						
Brown Out Threshold Of Line Voltage	V_{BNO}		0.24	0.28	0.31	V
Threshold Voltage For Line Voltage OVP	V _{TH_OVP}		0.9	1	1.1	V
BNO input Resistor	R _{IN}			100		kΩ

■ OPERATION DESCRIPTION

The UTC **UC3837L** devices integrate many useful designs into one controller for low-power switch-mode power supplies. The following descriptions highlight some of the features of the UTC **UC3837L** series.

Start-up Current

The start-up current is only $2.5\mu A$. Low start-up current allows a start-up resistor with a high resistance and a low-wattage to supply the start-up power for the controller. For AC/DC adaptor with universal input range design, a $2.5 \sim 3M\Omega$, 1/8W startup resistor could be used together with a V_{DD} capacitor to provide a fast startup and low power dissipation solution.

Power-Saving Mode Operation

The proprietary Power-Saving Mode function provides linearly decreasing the switching frequency under light-load conditions for higher efficiency. The feedback voltage, which is sampled from the voltage feedback loop, is taken as the reference. Once the feedback voltage dropped below the threshold voltage, the switching frequency starts to decrease. This Power-Saving Mode function dramatically reduces power consumption under light-load conditions. The 20KHz minimum frequency control also eliminates the audio noise at any loading conditions.

At zero load condition, the magnitude of power loss is in proportion to the number of switching events within a fixed period of time. Reducing switching events leads to the reduction on the power loss and thus conserves the energy. The UTC UC3837L ter burst mode at standby condition to minimize the switching loss and reduces the standby power consumption. Power supplies using the UTC UC3837L can easily meet even the strictest regulations regarding standby power consumption.

Switch Frequency Set

The maximum switch frequency is fixed to 65KHz. Switch frequency is modulated by output power P_{OUT} during IC operating. At no load or light load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET transistor, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the number of switching events within a fixed period of time. So lower switch frequency at lower load, which more and more improve IC's efficiency at light load. At from no load to light load condition, The IC will operate at from Burst mode to Reducing Frequency Mode. The relation curve between F_{SW} and $P_{OUT}/P_{OUT\ (MAX)}$ as followed Fig.1.




Fig.1 The relation Curve Between Fsw And Relative Output Power Pout/ Pout (MAX)

■ OPERATION DESCRIPTION (Cont.)

Frequency Hopping For EMI Improvement

The Frequency hopping is implemented in the IC; there are two oscillators built-in the IC. The first oscillator is to set the normal switching frequency; the switching frequency is modulated with a period signal generated by the 2nd oscillator. The relation between the first oscillator and the 2nd oscillator as followed Fig.2. So the tone energy is evenly spread out, the spread spectrum minimizes the conduction band EMI and therefore eases the system design in meeting stringent EMI requirement.

F_{SW_MAX}
F_{SW_MIN}
T_{Hopping}
T_(ms)

Fig.2 Frequency Hopping

Built-in Slope Compensation

Built-in slope compensation circuit greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation.

Leading-Edge Blanking

Each time the power MOSFET is switched on, a turn-on spike will inevitably occur at the sense-resistor. To avoid premature termination of the switching pulse, a 400ns leading-edge blanking time is built in. Conventional RC filtering can therefore be omitted. During this blanking period, the current-limit comparator is disabled and it cannot switch off the gate driver.

Constant Output Power Limit

When the SENSE voltage, across the sense resistor R_S , reaches the threshold voltage, around V_{CS-V} , the output GATE drive will be turned off after a small propagation delay t_D . This propagation delay will introduce an additional current proportional to $t_D \times V_{IN}/Lp$. Since the propagation delay is nearly constant regardless of the input line voltage V_{IN} . Higher input line voltage will result in a larger additional current and hence the output power limit is also higher than that under low input line voltage. To compensate this variation for wide AC input range, the threshold voltage is adjusted by the V_{IN} current. Since V_{IN} pin is connected to the rectified input line voltage through a resistor R_{VIN} , a higher line voltage will generate higher V_{IN} current into the V_{IN} pin. The threshold voltage is decreased if the V_{IN} current is increased. Smaller threshold voltage, forces the output GATE drive to terminate earlier, thus reduce the total PWM turn-on time and make the output power equal to that of low line input. This proprietary internal compensation ensures a constant output power limit for wide AC input voltage from 90VAC to 264VAC.

Under Voltage Lockout (UVLO)

The turn-on and turn-off thresholds of the UTC **UC3837L** are fixed internally at $V_{THD(ON)}/V_{DD(MIN)}$ During start-up, the hold-up capacitor must be charged to $V_{THD(ON)}$ through the start-up resistor, so that the UTC **UC3837L** will be enabled. The hold-up capacitor will continue to supply V_{DD} until power can be delivered from the auxiliary winding of the main transformer. V_{DD} must not drop below $V_{DD (MIN)}$ during this start-up process. This UVLO hysteresis window ensures that hold-up capacitor will be adequate to supply V_{DD} during start-up.

Gate Output

The UTC **UC3837L** output stage is a fast totem pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. A good tradeoff is achieved through dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme. An internal 16V clamp is added for MOSFET gate protection at higher than expected V_{DD} input.


Protection Controls


The IC takes on more protection functions such as OVP, OLP and OTP etc. In case of those failure modes for continual blanking time, the driver is shut down. Driver is reset after failure is eliminated.

■ OPERATION DESCRIPTION (Cont.)

OVP

The OVP will shut down the switching of the power MOSFET whenever V_{DD} > V_{OVP} . The OVP event as followed Fig.3.





OLP

OLP will shut down driver when V_{FB}>V_{OLP} for continual a blanking time. The OLP event as followed Fig.4.


OTP

OTP will shut down driver when the IC temperature T_J>T (THR).

PCB Layout Note

Noise from the current sense or the control signal can cause significant pulse width jitter in continuous-conduction mode, and slope compensation helps alleviate these problems. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the UTC **UC3837L**, and increasing the power MOS gate resistance is advised.


■ TYPICAL APPLICATION CIRCUIT (19V / 2.05A)





BOM


DOM				
Reference	Component	Reference	Component	
F1	2A/250V	C1, C3	1nF/1KV X7R SMD	
FL1, FL2	Choke	C7	0.1uF/50V X7R SMD	
CX1	0.33uF/275V	C11	68pF/50V X7R SMD	
BD1	2A/600V	C6, C12	1nF/50V X7R SMD	
C2	EC 33uF/400V 105°C ±20%	U1	IC , PWM controller UC3837L SOT-26	
C10	EC 10uF/50V 105°C ±20%	D4	1N4148, 0.15A/75V, SMD	
Q1	MOSFET, 10A/650V	D3	BAV20WG, 1A/200V, SOD-123	
T1	RM-8	D1	1N4007, 1A/1000V, SMA	
CY1	Y1, 1000pF/400V, 105°C, ±20%	U3	IC, TL431	
D5	Schottky, 20A/100V	U4	IC, Opto-Coupler, LTV-357-T-C, SMD	
C41, C43	EC 680uF/25V, 105°C, ±20%	R40	47Ω SMD	
L1	Choke	R41	820Ω SMD	
R1, R2	1.5M SMD	R42	2.2K SMD	
R6, R23	1.5M SMD	R43	680Ω SMD	
R20	1.8Ω SMD	R45	68K SMD	
R21, R22	1.5Ω SMD	R46	10K SMD	
R13	2.2Ω SMD	C45	10nF/50V, X7R, SMD	
R7, R8	180K SMD	C46	0.1uF/50V, X7R, SMD	
R18	1K SMD	C40	100pF/1KV, NPO, SMD	
R15	10Ω SMD	C42	N.C	
R16	47Ω SMD	R47	N.C	
R17	10K SMD	C5	N.C	
R3, R5	20M SMD	R12	N.C	
		RT1	N.C	


■ TYPICAL APPLICATION CIRCUIT














UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

