

UNISONIC TECHNOLOGIES CO., LTD

UC3869

Preliminary

HIGH VOLTAGE GREEN MODE PWM CONTROLLER

DESCRIPTION


The UTC **UC3869** is a highly integrated current mode PWM control IC with high voltage start up, optimized for high performance, low standby power consumption and cost effective offline flyback converter applications.

PWM switching frequency at normal operation is internally fixed and is trimmed to a tight range. At no load condition, the IC operates in power-saving mode for lower standby power, decreasing frequency for Higher conversion efficiency at light load condition. The internal slope compensation improves system stability at high PWM duty cycle output. Leading-edge blanking on current sense input removes the signal glitch, which offering minimal external component count in the design.

The UTC **UC3869** offers complete protection coverage including Cycle-by-Cycle current limiting (OCP), V_{DD} under voltage lockout (UVLO), over load protection (OLP), over temperature protection (OTP), and over voltage protection (OVP). Excellent EMI performance is achieved with UTC proprietary frequency hopping technique (ZL201020615247.1) together with soft driver control. Audio noise is eliminated due to switch frequency more than 20kHz during operation. The tone energy at below 22KHZ is minimized to avoid audio noise during operation.


FEATURES

- * High voltage startup
- * Power on soft start reducing MOSFET Vds stress
- * Efficiency and minimum standby power
- * Frequency shuffling for EMI
- * Audio noise free operation
- * Fixed 65KHZ switching frequency
- * Comprehensive protection coverage
- V_{DD} Under Voltage Lockout with Hysteresis (UVLO) Cycle-by-cycle over current protection (OCP) Overload Protection (OLP) External programmable Over Temperature Protection (OTP) V_{DD} Over voltage Protection(OVP)



ORDERING INFORMATION

Ordering Number		Daekaga	Decking	
Lead Free	Halogen Free	Package	Packing	
UC3869L-D08-T UC3869G-D08-T		DIP-8	Tube	
-	UC3869G-S08-R	SOP-8	Tape Reel	




MARKING

DIP-8	SOP-8		
8 7 6 5 UTC □□□□ UC3869 □ UC3869 □ UC3869 □ L: Lead Free G: Halogen Free Lot Code	8 7 6 5 UTC □□□□ UC3869G • □□ 1 2 3 4 Lot Code		




■ PIN CONFIGURATION



PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION		
1	RT	Connected through a NTC resistor to ground for over temperature shutdown control		
2	FB	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin and		
2 10		the current-sense signal at CS pin		
3	CS	Current sense input		
4	GND	Ground		
5	GATE	Totem-pole gate driver output for power Mosfet		
6	V _{DD}	Power Supply		
7	NC			
8	HV	Connected to the line input or bulk capacitor via resistors for startup		

BLOCK DIAGRAM





■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
V _{DD} DC Supply Voltage		35	V
High-Voltage Pin, HV		-0.3 ~ 500	V
V _{DD} Zener Clamp Voltage (Note 1)		V _{DD Clamp} +0.1	V
V _{DD} DC Clamp Current		10	
FB Input Voltage		-0.3 ~ 7	V
CS Input Voltage		-0.3 ~ 7	V
RT Input Voltage		-0.3 ~ 7	V
Operating Junction Temperature	TJ	-40 ~ +150	°C
Storage Temperature	T _{STG}	-55 ~ +160	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

RECOMMENDED OPERATING CONDITION

PARAMETER	SYMBOL	RATINGS	UNIT	
V _{DD} Supply Voltage	V _{DD}	10 ~ 24	V	
Operating Ambient Temperature	T _A	-20 ~ +85	°C	

■ ELECTRICAL CHARACTERISTICS (T_A = 25°C, V_{DD}=15V, unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Current from HV Pin	I _{HV}	V _{DD} =2V, HV=100V		0.75		mA
HV Pin Leakage Current After Startup	Leakage	V _{DD} =15V, HV=500V			10	μA
Supply Voltage (VDD)						
V _{DD} Start up Current	I _{startup}	V _{DD} =UVLO(OFF)-1V, Measure Leakage Current into V _{DD}		2	15	μA
Operation Current	I_V _{DD Operation}	V _{FB} =3V		0.8	1.8	mA
Start Threshold Voltage	V _{THD(ON)}		17	19	21	V
Min. Operating Voltage	V _{DD(MIN)}		6	7	8	V
V _{CC} Zener Clamp Voltage	V _{DD clamp}	IV _{DD} =20mA	31	33	35	V
Over Voltage Protection Voltage	O _{VP(ON)}	FB=4V Ramp up V _{DD} Until Gate Clock is Off	25	27	29	V
Feedback Input Section(FB Pin)	•	· · · ·				
V _{FB} Open Loop Voltage	V _{FB Open}			5.4		V
PWM Input Gain $\Delta V_{FB} / \Delta V_{CS}$	A _{VCS}			3		V/V
Max Duty Cycle	Maximum Duty Cycle	V _{FB} =3.5V, V _{SENSE} =0	70	78	90	%
Burst-Mode Out FB Voltage	V _{FB(OUT)}	V _{SENSE} =0		1.5		V
Burst-Mode Enter FB Voltage	V _{FB(IN)}	V _{SENSE} =0		1.35		V
FB Pin Short Circuit Current	I _{FB_Short}	Short FB Pin to GND and Measure Current		240		μA
Power Limiting FB Threshold Voltage	V _{TH_PL}			4.2		V
Power Limiting Debounce Time	T _{D PL}		60	88	120	mS
OTP Threshold	T _(THR)			150		°C



■ ELECTRICAL CHARACTERISTICS (Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
Current Sense Input(CS Pin)								
Soft Start Time	SST			5		ms		
Leading Edge Blanking Time	T blanking		200	350	550	ns		
Peak Current Flat Threshold Voltage	$V_{\text{CS-F}}$			0.92		V		
Peak Current Valley Threshold Voltage	V _{CS-V}	V _{FB} =4.0V, Duty=0%	0.57	0.62	0.67	V		
Oscillator								
Normal Oscillation Frequency	Fosc	V _{DD} =15V, FB=3V	60	65	70	KHZ		
Frequency Jittering	∆f_osc		-9		+9	%		
Frequency Temperature Stability	$ riangle f_{Temp}$	T=-40~85°C			10	%		
Frequency Voltage Stability	$\triangle f_{VDD}$				10	%		
Burst Mode Switch Frequency	F _{Burst}		20			KHZ		
Gate driver		_			_			
Output Low Level	V _{OL}	V _{DD} =15V, I _O =20mA			1	V		
Output High Level	V _{OH}	V _{DD} =15V, I _O =20mA	11			V		
Output Rising Time 1V~10V	T_r	C _L =1000pF		150		nS		
Output Falling Time 10V~1V	T_f	C _L =1000pF		60		nS		
Over temperature protection								
Output Current of RT Pin	I _{RT}		93	100	107	μA		
Threshold Voltage for OTP	V _{TH_OTP}		0.98	1.04	1.10	V		



OPERATION DESCRIPTION

The UTC **UC3869** devices integrate many useful designs into one controller for low-power switch-mode power supplies. The following descriptions highlight some of the features of the UTC **UC3800** series.

Internal High Voltage Startup and Under Voltage Lockout (UVLO)

UTC **UC3869** integrated HV start circuit, and provide about 0.25mA current to charge V_{DD} pin during power on state from HV pin. When V_{DD} cap voltage is higher than UVLO(OFF), the charge current is switched off. At this moment, the V_{DD} capacitor provides current to UTC **UC3869** until the auxiliary winding of the main transformer starts to provide the operation current.

Operating Current

The typical operating current of UTC **UC3869** is 0.8mA. Good efficiency is achieved with this low operating current together with the 'Extended burst mode' control features.

Soft Start

UTC **UC3869** features an internal 5ms soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power on sequence. As soon as V_{DD} reaches UVLO (OFF), the CS peak voltage is gradually increased from 0V to the maximum level. Every restart up begins with a soft start.

Frequency shuffling for EMI improvement

The frequency shuffling (switching frequency modulation) is implemented in UTC **UC3869**. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore eases the system design.

Power-Saving Mode Operation

The proprietary Power-Saving Mode function provides linearly decreasing the switching frequency under light-load conditions for higher efficiency. The feedback voltage, which is sampled from the voltage feedback loop, is taken as the reference. Once the feedback voltage dropped below the threshold voltage, the switching frequency starts to decrease. This Power-Saving Mode function dramatically reduces power consumption under light-load conditions. The 22KHz minimum frequency control also eliminates the audio noise at any loading conditions.

At zero load condition, the magnitude of power loss is in proportion to the number of switching events within a fixed period of time. Reducing switching events leads to the reduction on the power loss and thus conserves the energy. The UTC **UC3869** enter burst mode at standby condition to minimize the switching loss and reduces the standby power consumption. Power supplies using the UTC **UC3869** can easily meet even the strictest regulations regarding standby power consumption.

Oscillator Operation

The switching frequency is internally fixed at 65KHZ. No external frequency setting components are required for PCB design simplification.

Current Sensing and Leading Edge Blanking

Cycle-by-Cycle current limiting is offered in UTC **UC3869** current mode PWM control. The switching current is detected by a sense resistor connected to the CS pin. An internal leading edge blanking circuit chops off the sensed voltage spikes due to snubber diode reverse recovery and surge gate current of power MOSFET at initial internal power MOSFET on state. The current limiting comparator is disabled and cannot turn off the internal power MOSFET during the blanking period. The PWM duty cycle is determined by the current sense input voltage and the FB input voltage.

Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and eliminates the sub-harmonic oscillation and thus reduces the output ripple voltage.



OPERATION DESCRIPTION (Cont.)

Gate Output


The UTC **UC3869** output stage is a fast totem pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. A good tradeoff is achieved through dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme. An internal 16V clamp is added for MOSFET gate protection at higher than expected V_{DD} input.

Protection Controls

The IC takes on more protection functions such as OVP, OLP and OTP etc. In case of those failure modes, the driver works as follows.

ΟVΡ

The OVP will shut down the switching of the power MOSFET whenever $V_{DD} > V_{OVP}$. The OVP event as followed Fig.3.



OLP


OLP will shut down driver when V_{FB}> V_{OLP} for continual a blanking time. The OLP event as followed Fig.4.

ОТР

OTP will shut down driver when junction temperature T_{RT}
V_{TH OTP}



TYPICAL APPLICATION CIRCUIT



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

