

■ Features:

- Vcc operation voltage : 2.0V ~ 3.6V
- Low power consumption :
10mA (Max.) operating current
0.1uA (Typ.) CMOS standby current
- High Speed Access time :
35ns (Max.) at Vcc = 2.7V
55ns (Max.) at Vcc = 2.7V
70ns (Max.) at Vcc = 2.0V
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- Data retention supply voltage as low as 1.2V
- Easy expansion with CE\ and OE\ options

■ Description

The UC62LV0256 is a high performance, very low power CMOS Static Random Access Memory organized as 32,768 words by 8 bits and operates from a wide range of 2.0V to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 1uA and maximum access time of 70ns in 2.0V operation.

Easy memory expansion is provided enable (CE), and active LOW output enable (OE) and three-state output drivers.



The UC62LV0256 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The UC62LV0256 is available in the JEDEC standard 28 pin 330mil Plastic SOP, 300mil Plastic SOJ, 600mil Plastic DIP and 8mmx13.4mm TSOP (normal type).


■ PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed (ns)	Power Consumption				Package Type
				STANDBY		VCC=3.6V Operating (Max)		
				Vcc=2.7V	Vcc=3.0V	35ns	55ns	
UC62LV0256BC	0 ~ 70	2.0V ~ 3.6V	-35/ -55/ -70	0.1uA	17mA	13mA	10mA	SOP-28
UC62LV0256CC								TSOP-28
UC62LV0256DC								PDIP-28
UC62LV0256EC								SOJ-28
UC62LV0256AC								DICE
UC62LV0256BI	-25 ~ 85	2.0V ~ 3.6V	-35/ -55/ -70	0.1uA	17mA	13mA	10mA	SOP-28
UC62LV0256CI								TSOP-28
UC62LV0256DI								PDIP-28
UC62LV0256EI								SOJ-28
UC62LV0256AI								DICE

■ PIN CONFIGURATIONS



■ BLOCK DIAGRAM




PIN DESCRIPTION

Name	Type	Function
A0 – A14	Input	Address inputs for selecting one of the 32768 x 8 bit words in the RAM
CE\	Input	CE\ is active LOW. Chip enable must be active when data read from or write to the device. If chip enable is not active, the device is deselected and not in a standby power down mode. The DQ pins will be in high impedance state when the device is deselected.
WE\	Input	The Write enable input is active LOW and controls read and write operations. With the chip selected, when WE\ is HIGH and OE\ is LOW, output data will be present on the DQ pins, when WE\ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE\	Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when OE\ is inactive.
DQ0 – DQ7	I/O	These 8 bi0directional ports are used to read data from or write data into the RAM.
Vcc	Power	Power Supply
Gnd	Power	Ground

■ TRUTH TABLE

Mode	WE\	CE\	OE\	I/O state	Vcc Current
Not Selected	X	H	X	High Z	I _{SB} , I _{SB1}
Output Disabled	H	L	H	High Z	I _{CC}
Read	H	L	L	D _{OUT}	I _{CC}
Write	L	L	X	D _{IN}	I _{CC}

■ ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
T _{BIAS}	Temperature Under Bias	-40 to 125	
T _{STG}	Storage Temperature	-50 to 150	
PT	Power Dissipation	50mW	W
I _{OUT}	DC Output Current	10	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 to 70	2.0V ~ 3.6V
Industrial	-25 to 85	2.0V ~ 3.6V

■ CAPACITANCE⁽¹⁾(TA=25 °C, f=1.0MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VDQ	8	pF

1. This parameter is guaranteed and not 100% tested.


DC ELECTRICAL CHARACTERISTICS (TA=-25 to 85 , VCC=2.0V to 3.6V)


Symbol	Comment	Test Condition	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾	V _{CC} =2.7V	-0.5	-	0.8	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾	V _{CC} =3.6V	2.0	-	V _{CC} -0.2	V
I _L	Input Leakage Current	V _{CC} =3.6V V _{IN} =0V to V _{CC}	-	-	1	uA
I _{OL}	Output Leakage Current	V _{CC} =3.6V CE\=V _{IH} or OE\=V _{IH} V _{IO} =0V t V _{CC}	-	-	1	uA
V _{OL}	Output Low Voltage	V _{CC} =3.6V, I _{OL} =2 mA	-	-	0.4	V
V _{OH}	Output High Voltage	V _{CC} =3.0V, I _{OH} =-1 mA	2.4	-	-	V
I _{CC}	Operating Power Supply Current	CE\=V _{IL} , I _{DQ} =0mA, F=F _{max} ⁽³⁾	-	-	10	mA
I _{SB1}	TTL Standby Current	CE\=V _{IH} , V _{IN} =V _{IH} to V _{IL}	-	-	1	mA
I _{SB2}	CMOS Standby Current	CE\ V _{CC} -0.2V, V _{IN} =V _{CC} -0.2V to 0.2V	-	0.1uA	1	uA

1. Typical characteristics are at TA = 25 .
2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
3. F_{max} = 1/t_{RC}, t_{RC}=70ns .

DATA RETENTION CHARACTERISTICS (TA=0 to 70)



Symbol	Comment	Test Condition	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{DR}	VCC to Data Retention	CE\ V _{CC} - 0.2V V _{IN} V _{CC} -0.2V or V _{IN} 0.2V	1.2	-	-	V
I _{CCDR}	Data Retention Current	CE\ V _{CC} - 0.2V V _{IN} V _{CC} -0.2V or V _{IN} 0.2V	-	0.05	0.5	uA
t _{DR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	-	-	ns
t _R	Operation Recovery Time		T _{RC} ⁽²⁾	-	-	ns

1. V_{CC}= 1.5V, TA = 25 .
2. t_{RC} = Read Cycle Time

LOW VCC DATA RETENTION WAVEFORM⁽¹⁾ (CE\ Controlled)



■ AC TEST CONDITIONS

Input Pulse Levels	VCC/0V
Input Rise and Fall Times	1V/ns
Input and Output Timing Reference Level	0.5VCC

■ AC TEST LOADS AND WAVEFORMS

■ KEY TO SWITCHING WAVEFORMS

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE


■ AC ELECTRICAL CHARACTERISTICS (TA=0 to 70 , VCC=3.0V)
READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	UC62LV0256-35			UC62LV0256-70			UNIT
			Min	Typ	Max	Min	Typ	Max	
t _{AVAX}	t _{RC}	Read Cycle Time	35	-	-	70	-	-	ns
t _{AVQV}	t _{AA}	Address Access Time	-	-	35	-	-	70	ns
t _{ELQV}	t _{CE}	Chip Select Access Time	-	-	35	-	-	70	ns
t _{GLQV}	t _{OE}	Output Enable to Output Valid	-	-	15	-	-	50	ns
t _{ELQX}	t _{CLZ}	Chip Select to Output Low Z	5	-	-	10	-	-	ns
t _{GLQX}	t _{OLZ}	Output Enable to Output Low Z	5	-	-	10	-	-	ns
t _{EHQZ}	t _{CHZ}	Chip Deselect to Output in High Z	0	-	35	0	-	35	ns
t _{GHQZ}	t _{OHZ}	Output Disable to Output in High Z	0	-	20	0	-	30	ns
t _{AXOX}	t _{OH}	Address Chang to Output Change	10	-	-	10	-	-	ns




■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 ^(1,2,4)



READ CYCLE2 ^(1,3,4)



READ CYCLE3 ^(1,4)




NOTES:

1. WE is high in read cycle.
2. Device is continuously selected when CE = VIL
3. Address valid prior to or coincident with CE transition low.
4. OE = VIL.
5. Transition is measured ±500mV from steady state with CL=5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.



AC ELECTRICAL CHARACTERISTICS (TA=0 to 70 , VCC=3.0V)
WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	UC62LV0256-35			UC62LV0256-70			UNIT
			Min	Typ	Max	Min	Typ	Max	
t_{AVAX}	t_{WC}	Write Cycle Time	35	-	-	70	-	-	ns
t_{E1LWH}	t_{CW}	Chip Select to END of Write	35	-	-	70	-	-	ns
t_{AVWL}	t_{AS}	Address Setup Time	0	-	-	0	-	-	ns
t_{AVWH}	t_{AW}	Address valid to End of Write	35	-	-	70	-	-	ns
t_{WLWH}	t_{WP}	Write Pulse Width	20	-	-	50	-	-	ns
t_{WHAX}	t_{WR}	Write Recovery Time	0	-	-	0	-	-	ns
t_{WLOZ}	t_{WHZ}	Write to Output in High Z	-	-	15	-	-	30	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	15	-	-	40	-	-	ns
t_{WHDX}	t_{DH}	Data Hold Time for Write End	0	-	-	0	-	-	ns
t_{GHOZ}	t_{OHZ}	Output Disable to Output In High Z	0	-	15	0	-	30	ns
t_{WHQX}	t_{OW}	End of Write to Output Active	5	-	-	5	-	-	ns

SWITCHING WAVEFORMS (WRITE CYCLE)
WRITECYCLE1⁽¹⁾




WRITE CYCLE2^(1,6)



NOTES:

1. WE\ must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE\ and WE\ low. All signals must be active to initiate a write and any one can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. T_{WR} is measured from the earlier of CE\ or WE\ going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CE\ low transition occurs simultaneously with the WE\ low transitions or after the WE\ transition, output remain in a high impedance state.
6. OE\ is continuously low ($OE\ = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If CE\ is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured 500mV from steady state with $C_L = 5pF$ as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11. TCW is measured from the later of CE going low to the end of write.



■ ORDERING INFORMATION

UC62LV0256AB -- YY

A => PACKAGE

- A : DICE
- B : 28 SOP – 330mil
- C : 28 TSOP – 8X13.4mm
- D : 28 PDIP – 600mil
- E : 28 SOJ – 300mil




B => GRADE

- C : COMMERCIAL; 0 ~ 70
- I : INDUSTRIAL; -25 ~ 85


YY => SPEED

- 70 : 70ns
- 55 : 55ns
- 35 : 35ns


■ PACKAGE DIMENSIONS



UNIT	INCH	MM
SYMBOL		
A	0.106±0.006	2.692±0.152
A1	0.009±0.005	0.226±0.124
A2	0.098±0.005	2.489±0.127
b	0.014 ~ 0.020	0.35 ~ 0.50
b1	0.014 ~ 0.020	0.35 ~ 0.45
c	0.008 ~ 0.012	0.20 ~ 0.32
c1	0.008 ~ 0.011	0.20 ~ 0.28
D	0.713±0.005	18.110±0.127
E	0.331±0.005	8.407±0.127
E1	0.465±0.012	11.811±0.305
e	0.050±0.006	1.270±0.152
L	0.0380±0.0104	0.964±0.264
L1	0.0677±0.0079	1.72±0.2
y	0.004 Max.	0.1 Max.
	0° ~ 10°	0° ~ 10°




SOP - 28







■ PACKAGE DIMENSIONS (continued)




TSOP - 28



SYMBOL	UNIT	INCH	MM
A		0.0433±0.004	1.10±0.10
A1		0.0045±0.0026	0.226±0.124
A2		0.039±0.002	1.00±0.05
b		0.009±0.020	0.22± 0.05
b1		0.008± 0.001	0.20± 0.03
c		0.004 ~ 0.008	0.10 ~ 0.21
c1		0.004 ~ 0.006	0.10 ~ 0.16
D		0.465±0.004	11.80±0.10
E		0.315±0.004	8.00±0.10
e		0.22±0.004	0.55±0.10
HD		0.528±0.008	13.40±0.20
L		0.0197±0.008	0.50±0.20
L1		0.0315±0.004	0.80±0.10
y		0.004 Max.	0.1 Max.
		0° ~ 8°	0° ~ 8°






PDIP - 28



SYMBOL	UNIT	INCH(BASE)	MM
A1		0.010(MIN)	0.254(MIN)
A2		0.150±0.005	3.810±0.127
B		0.018±0.005	0.457±0.127
B1		0.060±0.010	1.524±0.254
c		0.010±0.004	0.254±0.102
D		0.146±0.005	37.084±0.127
E		0.600±0.010	15.240±0.254
E1		0.544±0.004	13.818±0.102
e		0.100(TYP)	2.540(TYP)
eB		0.640±0.020	16.256±0.508
L		0.130±0.010	3.302±0.254
S		0.080±0.010	2.032±0.254
Q1		0.070±0.005	1.778±0.127
		6° ± 3°	6° ± 3°



■ PACKAGE DIMENSIONS (continued)



SOJ - 28

SYMBOL	UNIT	INCH			MM		
		Min	Nom	Max	Min	Nom	Max
A		--	--	0.140	--	--	0.140
A1		0.027	--	--	0.69	--	--
A2		0.095	0.1	0.105	2.41	2.54	2.67
b1		0.026	0.028	0.032	0.66	0.71	0.81
b		0.016	0.018	0.022	0.41	0.46	0.56
c		0.008	0.010	0.014	0.20	0.25	0.36
D		--	0.710	0.730	--	18.03	18.54
E		0.295	0.300	0.305	7.49	7.62	7.75
ⓐ		0.044	0.050	0.056	1.12	1.27	1.42
e1		0.245	0.265	0.285	6.22	6.73	7.24
H _E		0.327	0.337	0.347	8.31	8.56	8.81
L		0.077	0.087	0.097	1.96	2.21	2.46
S		--	--	0.045	--	--	1.14
y		--	--	0.004	--	--	0.10
		0°	--	10°	0°	--	10°

Note:

1. Dimension D Max & s include mold flash or tie bar burns.
2. Dimension b does not include dambar protrusion/intrusion.
3. Dimension D & E include mold mismatch and are determined at the mold parting line.
4. Controlling dimension: Inch
5. General appearance spec. should be based on final visual inspection spec.