INTEGRATED CIRCUITS

DATA SHEET



UDA1343TT Economy audio CODEC with features

Preliminary specification File under Integrated Circuits, IC01 2000 Jan 12





UDA1343TT

FEATURES

General

- Low power consumption
- 2.4 V to 3.6 V power supply range, with 3 V typical
- 5 V tolerant TTL compatible digital inputs
- 256, 384 and 512f_s system clock
- Supports sampling frequencies from 8 to 110 kHz
- Non-inverting ADC plus integrated high-pass filter to cancel DC offset
- The ADC supports 2 V (RMS) input signals
- Stereo PGA with 0 to 24 dB gain in 3 dB steps
- · Overload detector for easy record level control
- Separate power control for ADC + PGA and DAC
- Integrated digital interpolation filter plus non-inverting DAC
- Functions controllable by L3 microcontroller interface
- Small package size (TSSOP28)
- · ADC and DAC output polarity can be set.

Multiple format input interface

- I²S-bus, MSB-justified up to 24 bits and LSB-justified 16, 18, 20 and 24 bits format compatible
- Four combined data formats with MSB data output and LSB 16, 18, 20 and 24 bits data input
- 1f_s input and output format data rate.

DAC digital sound processing

- Digital dB-linear volume control (low microcontroller load) via L3 microcontroller in 0.25 dB steps
- Digital de-emphasis for 32, 44.1, 48 and 96 kHz
- · Cosine roll-soft mute.

Advanced audio configuration

- Stereo single-ended input configuration
- Stereo line output (under microcontroller volume control), no post filter required



BITSTREAM CONVERSION

- High linearity, dynamic range and low distortion
- · Digital silence detector
- Digital mixer for mixing ADC signal and playback signal
- ADC volume control in 0.25 dB steps and cosine roll-off mute.

APPLICATIONS

- · Portable equipment which includes audio functions
- · Digital video camera.

GENERAL DESCRIPTION

The UDA1343TT is a single-chip stereo Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) with basic signal processing features employing bitstream conversion techniques. The low power consumption, the small package size and low voltage requirements make the device eminently suitable for use in low-voltage low-power portable digital audio equipment which incorporates recording and playback functions.

The UDA1343TT is equipped with a digital mixer for mixing the ADC signal directly to the playback signal (for example for Karaoke applications). In the mixing mode the ADC output signal can be output before or after the mixer.

The mixer can also be used as a selector to select between the ADC or the digital data being played back at the DAC.

ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
UDA1343TT	TSSOP28	plastic shrink small outline package; 28 leads; body width 4.4 mm	SOT361-1

UDA1343TT

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies	1					1
V _{DDA(ADC)}	ADC analog supply voltage		2.4	3.0	3.6	V
V _{DDA(DAC)}	DAC analog supply voltage		2.4	3.0	3.6	V
V_{DDD}	digital supply voltage		2.4	3.0	3.6	V
I _{DDA(ADC)}	ADC analog supply current	operating mode	_	10	_	mA
		ADC power-down	_	100	_	μΑ
I _{DDA(DAC)}	DAC analog supply current	operating mode	_	4	_	mA
		DAC power-down	_	50	_	μΑ
I _{DDO(DAC)}	DAC operational amplifier supply	operating mode	_	2.5	_	mA
l	current	DAC power-down	_	200	_	μΑ
I _{DDD}	digital supply current	operating mode	_	5	_	mA
		ADC plus DAC power-down	_	300	_	μΑ
T _{amb}	ambient temperature		-40	-	+85	°C
	gital converter		1	1		
V _{i(rms)}	input voltage (RMS value)	notes 1, 2 and 3	_	1.0	_	V
(THD + N)/S	total harmonic distortion-plus-noise to	at 0 dB				
	signal ratio	f _s = 44.1 kHz	_	-85	_	dB
		f _s = 96 kHz	_	-81	_	dB
		at -60 dB; A-weighted				
		f _s = 44.1 kHz	_	-37	_	dB
		f _s = 96 kHz	_	-35	_	dB
S/N	signal-to-noise ratio	V _i = 0 V; A-weighted				
		f _s = 44.1 kHz	_	97	_	dB
		f _s = 96 kHz	_	95	_	dB
α_{cs}	channel separation		_	100	_	dB
Digital-to-ana	alog converter		!	!		!
V _{o(rms)}	output voltage (RMS value)		_	900	_	mV
(THD + N)/S	total harmonic distortion-plus-noise to	at 0 dB				
,	signal ratio	f _s = 44.1 kHz	_	-85	_	dB
		f _s = 96 kHz	_	-80	_	dB
		at –60 dB; A-weighted		1		
		f _s = 44.1 kHz	_	-37	_	dB
		f _s = 96 kHz	_	-35	_	dB
$\alpha_{ t cs}$	channel separation		_	100	_	dB
S/N	signal-to-noise ratio	code = 0; A-weighted		1		
		f _s = 44.1 kHz	_	100	_	dB
		f _s = 96 kHz	_	98	_	dB

UDA1343TT


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Power perfor	mance					
P _{ADDA}	power consumption in record and playback mode		_	64	_	mW
P _{DA}	power consumption in playback mode		_	36	_	mW
P _{AD}	power consumption in record mode		_	46	_	mW
P _{PD}	power consumption in power-down mode		_	2.0	_	mW

Notes

- 1. The input voltage can be up to 2 V (RMS) when the current through the ADC input pin is limited to approximately 1 mA by using a series resistor.
- 2. The input voltage to the ADC scales proportionally with the power supply.
- 3. The performance figures and input voltage of the ADC are given with the PGA gain set to 0 dB.

UDA1343TT

BLOCK DIAGRAM




UDA1343TT

PINNING

SYMBOL	PIN	TYPE	DESCRIPTION
V _{SSA(ADC)}	1	analog ground pad	ADC analog ground
V _{DDA(ADC)}	2	analog supply pad	ADC analog supply voltage
VINL	3	analog input pad	ADC input left
V _{ref(A)}	4	analog pad	ADC reference voltage
VINR	5	analog input pad	ADC input right
V _{ADCN}	6	analog pad	ADC negative reference voltage
V_{ADCP}	7	analog pad	ADC positive reference voltage
TEST1	8	5 V tolerant digital input pad with internal pull-down pad	test pin 1
OVERFL	9	5 V tolerant slew-rate controlled digital output pad	ADC overload output
V _{DDD}	10	digital supply pad	digital supply voltage
V _{SSD}	11	digital ground pad	digital ground
SYSCLK	12	5 V tolerant digital Schmitt triggered input pad	system clock input 256, 384 or 512fs
L3MODE	13	digital input pad	L3MODE input
L3CLOCK	14	5 V tolerant digital Schmitt triggered input pad	L3CLOCK input
L3DATA	15	5 V tolerant digital Schmitt triggered input with pull down, slew rate controlled output pad	L3DATA input
BCK	16	5 V tolerant digital Schmitt triggered input pad	bit clock input
WS	17	5 V tolerant digital Schmitt triggered input pad	word select input
DATAO	18	5 V tolerant slew-rate controlled digital output pad	data output
DATAI	19	5 V tolerant digital Schmitt triggered input pad	data input
RESET	20	5 V tolerant digital Schmitt triggered input pad with internal pull down	reset input
TEST2	21	5 V tolerant digital input pad with internal pull-down pad	test pin 2
V _{SSA(DAC)}	22	analog ground pad	DAC analog ground
V _{DDA(DAC)}	23	analog supply pad	DAC analog supply voltage
VOUTR	24	analog output pad	DAC output right
V_{DDO}	25	analog supply pad	operational amplifier supply voltage
VOUTL	26	analog output pad	DAC output left
V _{SSO}	27	analog ground pad	operational amplifier ground
V _{ref(D)}	28	analog pad	DAC reference voltage

UDA1343TT



FUNCTIONAL DESCRIPTION

The UDA1343TT accommodates slave mode only, this means that in all applications the system devices must provide the system clock and the serial audio clock signals.

The system clock must be locked in frequency to the digital interface input signals.

The BCK clock can be up to $128f_s$, or in other words the BCK frequency f_{BCK} is 128 times the Word Select (WS) frequency f_{WS} or less: $f_{BCK} = < 128 \times f_{WS}$.

Important: the WS edge MUST fall on the negative edge of the BCK at all times for correct operation of the digital I/O data interface.

Note: the sampling frequency range is from 8 to 110 kHz, however for the $512f_s$ clock mode the sampling range is from 8 to 55 kHz.

Reset

Pin 20 is a reset pin (active HIGH), which resets the internal digital core of the IC and also resets all feature values of the L3 interface to their default settings as given in Tables 8 and 9.

Since the RESET pin is a pull-down pad with Schmitt-trigger, a Power-On Reset (POR) function can be made by connecting this pin to the digital power supply via a capacitor.

Note: care must be taken that during the HIGH period of the reset signal it is best to have at least 8 SYSCLK clock cycles to properly reset the device.

Analog-to-Digital Converter (ADC)

The stereo ADC of the UDA1343TT consists of two 5th-order Sigma-Delta modulators. They have a modified Ritchie-coder architecture in a differential switched capacitor implementation. The oversampling ratio is 64.

Analog front-end

The analog front-end is equipped with a Programmable Gain Amplifier (PGA) which can be controlled via the L3 interface. The control range is from 0 dB to 24 dB gain in 3 dB steps independant for left and right.

In applications in which a 2 V (RMS) input signal is used, a 12 $k\Omega$ resistor must be connected in series with the input of the ADC. This makes a voltage divider with the internal ADC resistor and makes sure only 1 V (RMS) maximum is input to the IC. Using this application for a 2 V (RMS) input signal, the switch must be set to 0 dB. When a 1 V (RMS) input signal is input to the ADC in the same application, the gain switch of the PGA must be set to 6 dB via the L3 interface.

An overview of the maximum input voltages allowed against the presence of an external resistor and the setting of the gain switch is given in Table 1.

Table 1 Application modes using input gain stage

RESISTOR (12 kΩ)	PGA GAIN	MAXIMUM INPUT VOLTAGE
Present	0 dB	2 V (RMS)
Present	6 dB	1 V (RMS)
Absent	0 dB	1 V (RMS)
Absent	6 dB	0.5 V (RMS)

UDA1343TT

Decimation filter (ADC)

The decimation from 64f_s to 1f_s is performed in two stages.

The first stage realizes a 4th-order $\frac{\sin x}{x}$ characteristic.

This filter decreases the sample rate by 16. The second stage consists of 2 half-band filters and a recursive filter, each decimating by a factor of 2.

Table 2 Digital decimation filter characteristics

ITEM	CONDITIONS	VALUE (dB)
Pass-band ripple	$0 - 0.45f_{s}$	±0.05
Stop band	>0.55f _s	-50
Dynamic range	$0 - 0.45f_{s}$	114
Overall gain with 0 dB input to the ADC	DC	-1.16

In the ADC path there is a volume control with a range of 0 dB to -66 dB and $-\infty$ dB in 0.25 dB steps, and a cosine roll-off soft mute.

Note: it should be noted that the digital output level is inversely proportional to the ADC analog power supply. This means that with a constant analog input level and increasing analog power supply, the digital output level will decrease proportionally.

Overload detection (ADC)

In practice the output is used to indicate whenever the output data, in either the left or right channel, is larger than -1 dB (the actual figure is -1.16 dB) of the maximum possible digital swing. When this condition is detected the OVERFL output (pin 9) is forced HIGH for at least $512f_s$ cycles (11.6 ms at $f_s = 44.1$ kHz). This time-out is reset for each infringement.

Interpolation filter (DAC)

The digital filter interpolates from 1 to 128f_s by means of a cascade of a recursive filter and an FIR filter.

Table 3 Digital interpolation filter characteristics

ITEM	CONDITIONS	VALUE (dB)
Pass-band ripple	0 – 0.45f _s	±0.03
Stop band	>0.55f _s	-65
Dynamic range	0 – 0.45f _s	116.5
Gain	DC	-3.5


Digital silence detector

The UDA1343 is equipped with a digital silence detector on the digital data input. This detects whether a certain amount of consecutive samples are 0. The status of the digital silence detector can be read from the microcontroller interface.

The number of samples can be set via the L3 interface to 3200, 4800, 9600 or 19600 samples.

Mute

Muting the DAC will result in a cosine roll-off soft mute, using $32 \times 4 = 128$ samples (at 44.1 kHz this is 3 ms). The cosine roll-off curve is illustrated in Fig.3.



Double speed

Slnce the device supports a sampling range of 8 to 110 kHz, the device can support double speed (e.g. for 44.1 kHz and 48 kHz) by just doubling the system speed. In double speed all features are available.

UDA1343TT

Digital mixer


The UDA1343TT has a digital mixer which can mix the ADC signal to the playback signal. A functional block diagram of the mixer mode is given in Fig.4.

When the device is in mixer mode, care is taken to avoid clipping. This is done by reducing both signals by –6 dB before mixing. After mixing there is master volume and mute, after which the signal is reamplified digitally by 6 dB.

The codec can be set to mixer mode via the L3 interface by setting the MIX bit HIGH.

In the mixer mode there are 3 volume and mute controls available; one for the ADC channel, one for the playback channel and one for the master (equal sum) signal. All three volume ranges can be controlled in 0.25 dB steps.

In the mixer mode, the ADC volume control is used for mixing purposes. The decimator output signal can be output from the chip before the ADC volume control or after the ADC volume control. This can be set via the L3 interface using the ADC output select bit.



Economy audio CODEC with features

UDA1343TT

Digital output signal

The output to the digital output of the UDA1343TT can be selected from 3 positions, using the two bits ADC_OUT select in the L3 microcontroller interface. The 3 positions are as follows:

- · Directly from the ADC and decimator (default)
- After volume control and mute in the ADC data path
- After the digital mixer and before master volume control and mute. It should be noted that this output is before the +6 dB gain. This is done in order to prevent clipping at the mixer output at all times.

Noise shaper (DAC)

The 3rd-order noise shaper operates at 128f_s. It shifts in-band quantization noise to frequencies well above the audio band. This noise shaping technique enables high signal-to-noise ratios to be achieved. The noise shaper output is converted into an analog signal using a Filter Stream Digital-to-Analog Converter (FSDAC).

The Filter Stream DAC (FSDAC)

The FSDAC is a semi-digital reconstruction filter that converts the 1-bit data stream of the noise shaper to an analog output voltage. The filter coefficients are implemented as current sources and are summed at virtual ground of the output operational amplifier.

In this way very high signal-to-noise performance and low clock jitter sensitivity is achieved. A post-filter is not needed due to the inherent filter function of the DAC. On-board amplifiers convert the FSDAC output current to an output voltage signal capable of driving a line output.

The output voltage of the FSDAC scales proportionally with the power supply voltage.


Multiple format input/output audio interface

The digital audio interface supports multiple standards:

- I²S-bus with data word length of up to 24 bits
- MSB-justified serial format with data word length of up to 24 bits
- LSB-justified data formats with word lengths of 16, 18, 20 and 24 bits.
- Four combined data formats with MSB data output and 16, 18, 20 and 24 LSB data input.

The digital audio interface formats are illustrated in Fig.5.

UDA1343TT



Economy audio CODEC with features

UDA1343TT

L3 INTERFACE

Introduction

The UDA1343TT has a microcontroller input mode. In the microcontroller mode, all the digital sound processing features and the system controlling features can be controlled by the microcontroller. The controllable features are:

- System clock frequency
- · Data input format
- Power control
- DC filtering
- · De-emphasis
- Volume: master volume, I²S-bus mixer volume and ADC volume
- Mute: master mute, I2S-bus mute and ADC mute
- · Mixer settings
- · PGA gain settings
- · Digital silence control settings
- · Polarity settings of the ADC and the DAC.

The exchange of data and control information between the microcontroller and the UDA1343TT is accomplished through a serial hardware interface comprising the following pins:

- L3DATA: microcontroller interface data line
- L3MODE: microcontroller interface mode line
- L3CLOCK: microcontroller interface clock line.

Information transfer via the microcontroller bus is organized LSB first, and in accordance with the so called 'L3' format, in which two different modes of operation can be distinguished; address mode and data transfer mode (see Fig 6).

Important: when the device is powered-up, at least one L3CLOCK pulse must be sent to the L3 interface to wake-up the interface prior to sending to the device. This is only needed once after the device is powered-up.

Device addressing

The device addressing mode is used to select a device for subsequent data transfer. The address mode is characterized by L3MODE being LOW and a burst of 8 pulses on L3CLOCK, accompanied by 8 bits. The fundamental timing is illustrated in Fig.6.

Basically, 2 types of transfer can be defined; data transfer to the device and data transfer from the device; see Table 4.

Table 4 Selection of data transfer

DOM BIT 1	DOM BIT 0	TRANSFER					
0	0	not used					
0	1	not used					
1	0	DATA and STATUS write or pre-read					
1	1	DATA and STATUS read					

As can be seen in Table 4, the DATA and STATUS read and write actions are combined.

The device address consists of one byte, which is split up into two parts:

- Bits 7 to 2 represent a 6-bit device address
- Bits 1 and 0 represent the type of data transfer according to Table 4.

As can be seen in Table 4, there are two types of data transfers, being DATA and STATUS which can be read and written.

Register addressing

After sending the device address, including the flags (the DOM bits) whether the information is read or written, one byte is sent with the destination register address using 7 bits, and 1 bit which signals whether information will be read or written. The fundamental timing for the data mode is illustrated in Fig.7.

Basically there are 3 cases for register addressing:

- Register addressing for L3 write: the first bit is at logic 0 indicating a write action to the destination register, and is followed by 7 register address bits.
- 2. Prepare read addressing: the first bit of the byte is at logic 1, signalling data will be read from the register indicated.
- 3. The read action itself: in this case the device returns a register address prior to sending data from that register. When the first bit of the byte is at logic 0, the register address is valid, if the first bit is at logic 1 the register address is invalid.

UDA1343TT

Data write mode

For writing data to a device four bytes must be sent. The data write mode is illustrated in Fig.8.

- One byte with the device address including '01' for signalling write to the device.
- One byte starting with a logic 0 for signalling write followed by 7 bits indicating the destination address.
- 3. Two data bytes.


Notes:

- 1. Each time a new destination address needs to be written, the device address must sent again.
- When addressing the device for the first time after power-up of the device, at least one L3 clock cycle must be sent to enable the L3 interface.


Data read mode

For reading from the device, a prepare-read must first be done. After the prepare-read, the device address is sent again. The device then returns with the register address, indicating whether the address was valid or not, and the data of the register. This procedure is explained below, and an example transmission is illustrated in Fig.9.

- 1. One byte with the device address including '01' for signalling write to the address.
- One byte is sent with the register address which needs to be read. This byte starts with a logic 1, which indicated that there will be a read action from the register.
- 3. One byte with the device address including '11' is sent to the device. The '11' indicates that the device must write data to the microcontroller.
- The device now writes the requested register address to the bus, indicating whether the requested register was valid or not (logic 0 means valid, logic 1 means invalid).
- The device writes the data from the requested register to the bus (two bytes).



UDA1343TT



data byte 2


MGS753

Fig.8 Data write mode for L3 version 2.

register address

write

data byte 1



2000 Jan 12

L3 wake-up pulse after power-up

DOM bits

device address

L3MODE

L3DATA

UDA1343TT

L3 protocol

WARNING

Write followed by read

When issuing a read command following a write command, at least $8 \,\mu s$ delay must be inserted to allow the write to take effect. No further restrictions apply to the order of L3 read and write commands.

Table 5 L3 data WRITE

MODE	DATA	FIF	RST IN TII	ΜE			LAT	EST IN T	IME
WIODE	DAIA	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
Addressing mode	device address	0	1	1	1	1	0	0	0
Data transfer 1	register address	0 (write)	A6	A5	A4	A3	A2	A1	A0
Data transfer 2	MS data byte	D15	D14	D13	D12	D11	D10	D9	D8
Data transfer 3	LS data byte	D7	D6	D5	D4	D3	D2	D1	D0

Table 6 L3 prepare READ DATA

MODE	DATA	FIF	RST IN TII	ME			LAT	TEST IN T	IME
WODE	DAIA	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
Addressing mode	device address	0	1	1	1	1	0	0	0
Data transfer 1	register address	1 (read)	A6	A5	A4	A3	A2	A1	A0

Table 7 L3 READ DATA

MODE	DATA	FIRS	T IN TI	ИE			LAT	EST IN T	IME
WIODE	DAIA	BIT 0	BIT 1	BIT 2	BIT 3	BIT 4	BIT 5	BIT 6	BIT 7
Addressing mode	device address	1	1	1	1	1	0	0	0
Data transfer 1	register address	0 = valid 1 = invalid	A6	A5	A4	А3	A2	A1	A0
Data transfer 2	MS data byte	D15	S14	D13	D12	D11	D10	D9	D8
Data transfer 3	LS data byte	D7	D6	D5	D4	D3	D2	D1	D0

Philips Semiconductors

Economy audio CODEC with features

UDA1343TT

L3 settings

2000 Jan 12

L3 REGISTER MAPPING

 Table 8
 L3 register mapping including default register settings; bits D15 to D8

REG NUM	FUNCTION	D15	D14	D13	D12	D11	D10	D9	D8
Writabl	e and readable regis	ters							•
00H	system setting			POLinv DAC	POLinv ADC	PON DAC		SC1	SC0
		0	0	0	0	1	0	1	1
11H	MASTER volume control	0	0	0	0	0	0	0	0
12H	silence detector							ADC_out Select1	ADC_out Select0
	ADC output select	0	0	0	0	0	0	0	0
13H	ADC volume	VC-AD7	VC-AD6	VC-AD5	VC-AD4	VC-ADC3	VC-ADC2	VC-ADC1	VC-ADC0
	I ² S-bus mixer volume	0	0	0	0	0	0	0	0
14H	mute						MTM	MT-ADC	MT-IIS
	de-emphasis	0	0	0	0	0	0	0	0
	•								
20H	ADC settings	PON-R ADC	PON-L ADC	PON BIAS				DCfilt1	DCfilt0
		1	1	1	0	0	0	0	0
7FH	software reset		\	writing this sets	all controllable	settings to the	ir default value	s	
Readal	ole registers								
18H	interpolator								

UDA1343TT

2000 Jan 12

 Table 9
 L3 register mapping including default register settings; bits D7 to D0

REG NUM	FUNCTION	D7	D6	D5	D4	D3	D2	D1	D0
Writab	le and readable registers	S		•					•
00H	system setting			SFOR3	SFOR2	SFOR1	SFOR0		MIX
		0	1	0	0	0	0		0
11H	MASTER volume	VC7	VC6	VC5	VC4	VC3	VC2	VC1	VC0
	control	0	0	0	0	0	0	0	0
12H	silence detector						SDET1	SDET0	SDET_on
	ADC output select	0	0	0	0	0	0	0	1
13H	ADC volume	VC-IIS7	VC-IIS16	VC-IIS5	VC-IIS4	VC-IIS3	VC-IIS2	VC-IIS1	VC-IIS0
	I ² S-bus mixer volume	0	0	0	0	0	0	0	0
14H	mute						DE2	DE1	DE0
	de-emphasis	0	0	0	0	0	0	0	0
				_			_		
20H	ADC settings	PGAL3	PGAL2	PGAL1	PGAL0	PGAR3	PGAR2	PGAR1	PGAR0
		0	0	0	0	0	0	0	0
7FH	software reset								
	1 - 2								
Reada	ble registers								
18H	interpolator			SDET-IIS-R	SDET-IIS-L		MTM state	MT-ADC state	MT-IIS state

Modera							
18H	interpolator		SDET-IIS-R	SDET-IIS-L	MTM state	MT-ADC	MT-IIS state
						state	

UDA1343TT

POLARITY CONTROL OF THE DAC

A 1-bit value to program the DAC output polarity.

Table 10 Polarity control of the DAC

POLINV DAC	FUNCTION
0	DAC output is not inverting
1	DAC output is inverting

POLARITY CONTROL OF THE ADC

A 1-bit value to program the ADC output polarity.

Table 11 Polarity control of the ADC

POLINV ADC	FUNCTION
0	ADC output is not inverting
1	ADC output is inverting

POWER CONTROL OF THE DAC

A 1-bit value to program the power setting of the DAC.

Table 12 Power control of the DAC

PON DAC	FUNCTION
0	DAC powered down
1	DAC powered up

SYSTEM CLOCK SETTINGS

A 2-bit value (SC1 and SC0) to select the required external clock frequency (see Table 13).

Table 13 System clock frequency settings

SC1	SC0	FUNCTION
0	0	512f _s
0	1	384f _s
1	0	256f _s
1	1	

DATA INPUT FORMAT

A 3-bit value (SFOR3 to SFOR0) to select the required data format (see Table 14).

Table 14: Data input format settings

SFOR3	SFOR2	SFOR1	SFOR0	FUNCTION
0	0	0	0	I ² S-bus
0	0	0	1	LSB-justified; 16 bits
0	0	1	0	LSB-justified; 18 bits
0	0	1	1	LSB-justified; 20 bits
0	1	0	0	MSB-justified
0	1	0	1	MSB-justified output/LSB-justified 16 bits input
0	1	1	0	MSB-justified output/LSB-justified 18 bits input
0	1	1	1	MSB-justified output/LSB-justified 20 bits input
1	0	0	0	MSB justified output/ LSB-justified 24 bits input
1	0	0	1	LSB justified, 24 bits
1	:	:	:	other codes are reserved for future use

MIXER SETTING

A 1-bit value to enable or disable the digital mixer (for mixing the ADC signal to the playback signal).

Table 15 Mixer setting

MIX	FUNCTION
0	mixer disabled
1	mixer enabled

Economy audio CODEC with features

UDA1343TT

ADC OUTPUT SELECTOR

A 1-bit value to set the ADC I²S-bus output signal, being either before or after the mixer volume control and mute.

Table 16 ADC output select

ADC_OUT_SELECT1	ADC_OUT_SELECT0	FUNCTION
0	0	digital output before the ADC volume and mute
0	1	digital output after ADC volume control and mute
1	0	digital output after the mixer
1	1	not used

MASTER VOLUME CONTROL

An 8-bit value to program the left and right channel master volume attenuation (VC5 to VC0). The range is 0 dB to $-\infty$ dB in steps of 0.25 dB (see Table 17).

Table 17 Master volume control: volume settings interpolator core

VC7	VC6	VC5	VC4	VC3	VC2	VC1	VC0	VOLUME (dB)
0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	1	-0.25
0	0	0	0	0	1	1	0	-0.5
0	0	0	0	0	1	1	1	-0.75
0	0	0	0	1	0	0	0	–1
							:	
1	1	0	0	1	1	0	0	–50
1	1	0	1	0	0	0	0	–52
1	1	0	1	0	1	0	0	–54
1	1	0	1	1	0	0	0	–57
1	1	0	1	1	1	0	0	-60
1	1	1	0	0	0	0	0	-66
1	1	1	0	0	1	0	0	-∞
1	1	1	1	1	1	1	1	-∞

SILENCE DETECTOR SAMPLES SETTING

A 2-bit value to set the number of samples for the digital silence detector circuit.

Table 18 Silence detector settings

SDET1	SDET0	FUNCTION
0	0	3200 samples
0	1	4800 samples
1	0	9600 samples
1	1	19600 samples

SILENCE DETECTOR ENABLE SETTING

A 1-bit value to enable or disable the digital silence detection signal.

Table 19 Silence detector control setting

SDET_ON	FUNCTION
0	silence detector disabled
1	silence detector enabled

Economy audio CODEC with features

UDA1343TT

ADC AND IIS MIXER VOLUME CONTROL

An 8-bit value to program the volume ADC attenuation. The range is 0 dB to $-\infty$ dB in steps of 0.25 dB (see Table 20).

Table 20 Mixer volume settings.

VC-AD7 VC-IIS7	VC-AD6 VC-IIS6	VC-AD5 VC-IIS5	VC-AD4 VC-IIS4	VC-AD3 VC-IIS3	VC-AD2 VC-IIS2	VC-AD1 VC-IIS1	VC-AD0 VC-IIS0	VOLUME (dB)
0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	1	-0.25
0	0	0	0	0	1	1	0	-0.5
0	0	0	0	0	1	1	1	-0.75
0	0	0	0	0	1	0	0	-1
								:
1	0	1	1	0	1	0	0	-44
1	0	1	1	1	0	0	0	-46
1	0	1	1	1	1	0	0	-48
1	1	0	0	0	0	0	0	-51
1	1	0	0	0	1	0	0	-54
1	1	0	0	1	0	0	0	-60
1	1	0	0	1	1	0	0	-∞
1	1	1	1	1	1	1	1	-∞

MASTER MUTE CONTROL

A 1-bit value to enable the digital master mute. This mute control signal mutes the master playback signal after mixing.

Table 21 Master mute

МТМ	FUNCTION
0	no muting
1	muting

MIXER MUTE CONTROL

DC FILTER

Two 1-bit values to enable the digital mutes of the mixer. These signals can be used to independently mute the I²S-bus playback signal or the signal coming from the ADC. These mute functions can only be used in the mixer mode when the MIX bit is set HIGH.

The MT-ADC and MT-IIS bits can also be used to select either the I²S-bus or the ADC signal for playback.

Table 22 Mixer mute

MT-ADC/MT-IIS	FUNCTION
0	no muting
1	muting

DIGITAL DE-EMPHASIS

A 2-bit value to enable the digital de-emphasis filter.

 Table 23
 De-emphasis settings

DE2	DE1	DE0	FUNCTION
0	0	0	no de-emphasis
0	0	1	de-emphasis; 32 kHz
0	1	0	de-emphasis; 44.1 kHz
0	1	1	de-emphasis; 48 kHz
1	0	0	de-emphasis; 96 kHz
1	0	1	not used
1	1	0	
1	1	1	

A 1-bit value to enable the digital DC filter (see Table 24).

Economy audio CODEC with features

UDA1343TT

Table 24 DC filtering; note 1

DC1	DC0	FUNCTION
0	0	no DC filtering
0	1	DC filtering with –3 dB at 3 Hz
1	0	DC filtering with –3 dB at 100 Hz
1	1	DC filtering with –3 dB at 200 Hz

Note

1. The corner frequencies of the DC filter are given assuming 44.1 kHz sampling frequency.

ADC POWER CONTROL

Three 1-bit value to disable the ADC to reduce power consumption.

Table 25 Power control settings

PON BIAS	PON-R ADC	PON-L ADC	FUNCTION
0	х	х	both ADC channels off and also bias block turned off
1	0	1	ADC left channel powered on, bias block turned on
1	1	0	ADC right channel powered on, bias block turned on
1	1	1	both left and right ADC channels enabled, bias block turned on

PGA GAIN SETTINGS

Two 4-bit values to program the PGA gain settings. The PGA settings can be set individually for the left and the right channels.

Table 26 PGA gain control settings

PGAL3, PGAR3	PGAL2, PGAR2	PGAL1, PGAR1	PGAL0, PGAR0	FUNCTION
0	0	0	0	0 dB gain
0	0	0	1	3 dB gain
0	0	1	0	6 dB gain
0	0	1	1	9 dB gain
0	1	0	0	12 dB gain
0	1	0	1	15 dB gain
0	1	1	0	18 dB gain
0	1	1	1	21 dB gain
1	0	0	0	24 dB gain
1	:	:	:	not used

Economy audio CODEC with features

UDA1343TT

L3 readable registers

The L3 interface also contains some read-only registers in which system status can be read. The read-only registers are given in Table 27. It should be noted that all bits mentioned in the table are active HIGH.

Table 27 Description of the bits from the READ ONLY registers

NAME	FUNCTION
SDET-IIS-L	signals whether the output data of the I ² S-bus left channel is digitally zero
SDET-IIS-R	signals whether the output data of the I ² S-bus right channel is digitally zero
MTM_state	signals whether there is master mute
MT-ADC_state	signals whether there is mute in the ADC channel
MT-IIS_state	signals whether there is mute in the I ² S-bus input channel

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134). All voltages referenced to ground; $V_{DDD} = V_{DDA} = V_{DDO} = 3 \text{ V}$; $T_{amb} = 25 \,^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DDD}	digital supply voltage	note 1	_	5.0	V
T _{xtal(max)}	maximum crystal temperature		_	150	°C
T _{stg}	storage temperature		-65	+125	°C
T _{amb}	ambient temperature		-40	+85	°C
V _{es}	electrostatic handling voltage	human body model; note 2			
		machine model; note 2			

Note

- 1. All V_{DD} and V_{SS} connections must be made to the same power supply.
- 2. According to JEDEC II specification.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	110	K/W

Economy audio CODEC with features

UDA1343TT

DC CHARACTERISTICS

 $V_{DDD} = V_{DDA} = V_{DDO} = 3.0 \text{ V}$; $T_{amb} = 25 \,^{\circ}\text{C}$; $R_L = 5 \, \text{k}\Omega$; note 1; all voltages referenced to ground; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies					•	
V _{DDA(ADC)}	ADC analog supply voltage		2.4	3.0	3.6	V
V _{DDA(DAC)}	DAC analog supply voltage		2.4	3.0	3.6	V
V_{DDD}	digital supply voltage		2.4	3.0	3.6	V
I _{DDA(ADC)}	ADC analog supply current	operating mode	_	10	_	mA
		ADC power-down	_	100	_	μΑ
I _{DDA(DAC)}	DAC analog supply current	operating mode	_	4	-	mA
		DAC power-down	_	50	_	μΑ
I _{DDO(DAC)}	DAC operational amplifier supply	operating mode	_	2.5	_	mA
	current	DAC power-down	_	200	_	
I _{DDD}	digital supply current	operating mode	_	5	_	mA
		ADC and DAC power-down	_	300	_	μΑ
Digital inpu	t pins (5 V tolerant TTL compatible)	•			
V _{IH}	HIGH-level input voltage		2.0	_	5.0	V
V _{IL}	LOW-level input voltage		-0.5	_	0.8	V
V _{IH(th)}	HIGH-level threshold input voltage		1.3	_	1.9	V
V _{IL(th)}	LOW-level threshold input voltage		0.9	_	1.35	V
V _{hys}	Schmitt trigger hysteresis		0.4	_	0.7	V
ILI	input leakage current		_	_	10	μΑ
C _i	input capacitance		_	_	10	pF
V _{IL}	LOW-level input voltage		-0.5	_	0.2V _{DDD}	V
Digital outp	ut pins		•	•	•	
V _{OH}	HIGH-level output voltage	$I_{OH} = -2 \text{ mA}$	0.85V _{DDD}	_	_	V
V _{OL}	LOW-level output voltage	I _{OL} = 2 mA	_	_	0.4	V
Analog-to-d	ligital converter	•				
V _{ref(A)}	reference voltage	referenced to V _{SSA(ADC)}	0.45V _{DDA}	0.5V _{DDA}	0.55V _{DDA}	V
R _{o(refA)}	V _{ref(A)} reference output resistance		_	24	_	kΩ
R _i	input resistance	f _i = 1 kHz	_	9.8	_	kΩ
Ci	input capacitance		_	20	_	pF
Digital-to-ar	nalog converter					
V _{ref(D)}	reference voltage	referenced to V _{SSA(DAC)}	0.45V _{DDA}	0.5V _{DDA}	0.55V _{DDA}	V
R _{o(refD)}	V _{ref(D)} reference output resistance	, ,	_	28	_	kΩ
R _o	DAC output resistance		_	0.13	3.0	Ω

UDA1343TT

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{o(max)}	maximum output current	(THD + N)/S < 0.1% $R_L = 800\Omega$	_	3.5	_	mA
R _L	load resistance		3	_	_	kΩ
C _L	load capacitance	note 2	_	_	200	pF

Notes

- 1. All power supply pins (V_{DD} and V_{SS}) must be connected to the same external power supply unit.
- 2. When higher capacitive loads must be driven, a 100 Ω resistor must be connected in series with the DAC output in order to prevent oscillations in the output operational amplifier.

AC CHARACTERISTICS (ANALOG)

 $V_{DDD} = V_{DDA} = V_{DDO} = 3.0 \text{ V}$; $f_i = 1 \text{ kHz}$; $f_s = 44.1 \text{ kHz}$; $T_{amb} = 25 \text{ °C}$; $R_L = 5 \text{ k}\Omega$; all voltages referenced to ground; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Analog-to-dig	gital converter					
V _{i(rms)}	input voltage (RMS value)	note 1	_	1.0	_	V
ΔV_i	unbalance between channels		_	0.1	_	dB
(THD + N)/S	total harmonic	at 0 dB				
	distortion-plus-noise to signal ratio	f _s = 44.1 kHz	_	-85	_	dB
		f _s = 96 kHz	_	-81	_	dB
		at -60 dB; A-weighted				
		f _s = 44.1 kHz	_	-37	_	dB
		f _s = 96 kHz	_	-35	_	dB
S/N	signal-to-noise ratio	V _i = 0 V; A-weighted				
		f _s = 44.1 kHz	_	97	_	dB
		f _s = 96 kHz	_	95	_	dB
$\alpha_{ t cs}$	channel separation		_	100	_	dB
PSRR	power supply rejection ratio	$f_{ripple} = 1 \text{ kHz};$ $V_{ripple(p-p)} = 1\%$	_	30	_	dB
Analog-to-dig	gital converter using PGA					
V _{i(rms)}	input voltage (RMS value)	0 dB setting	_	1000	_	mV
		3 dB setting	_	708	_	mV
		6 dB setting	_	500	_	mV
		9 dB setting	_	354	_	mV
		12 dB setting	_	250	_	mV
		15 dB setting	_	178	_	mV
		18 dB setting	_	126	_	mV
		21 dB setting	_	89	_	mV
		24 dB setting	_	63	_	mV

UDA1343TT

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
(THD + N)/S	total harmonic	f _s = 44.1 kHz; at 0 dB				
	distortion-plus-noise to signal ratio	0 dB setting	_	-85	_	dB
		3 dB setting	_	tbf	_	dB
		6 dB setting	_	tbf	_	dB
		9 dB setting	_	tbf	_	dB
		12 dB setting	_	tbf	_	dB
		15 dB setting	_	tbf	_	dB
		18 dB setting	_	tbf	_	dB
		21 dB setting	_	tbf	_	dB
		24 dB setting	_	tbf	_	dB
		f _s = 44.1 kHz; at –60 dB; A-weighted				
		0 dB setting	_	-37	_	dB
		3 dB setting	_	tbf	_	dB
		6 dB setting	_	tbf	_	dB
		9 dB setting	_	tbf	_	dB
		12 dB setting	_	tbf	_	dB
		15 dB setting	_	tbf	_	dB
		18 dB setting	_	tbf	_	dB
		21 dB setting	_	tbf	_	dB
		24 dB setting	_	tbf	_	dB
S/N	signal-to-noise ratio	V _i = 0 V; A-weighted; at 44.1 kHz	_	97	_	dB
Digital-to-ana	alog converter		•	•	•	•
V _{o(rms)}	output voltage (RMS value)		_	900	_	mV
ΔV_{o}	unbalance between channels		_	0.1	_	dB
(THD + N)/S	total harmonic	at 0 dB				
	distortion-plus-noise to signal ratio	f _s = 44.1 kHz	_	-85	_	dB
		f _s = 96 kHz	_	-80	_	dB
		at -60 dB; A-weighted				
		f _s = 44.1 kHz	_	-37	_	dB
		f _s = 96 kHz	_	-35	_	dB
α_{cs}	channel separation		_	100	_	dB
S/N	signal-to-noise ratio	code = 0; A-weighted				
		f _s = 44.1 kHz	_	100	_	dB
		f _s = 96 kHz	_	98	_	dB
		A-weighted; digital silence	-	110	_	dB
PSRR	power supply rejection ratio	$f_{ripple} = 1 \text{ kHz};$ $V_{ripple(p-p)} = 1\%$	_	60	_	dB

Note

1. The performance figures and input voltage given are with the PGA gain set to 0 dB.

Economy audio CODEC with features

UDA1343TT

AC CHARACTERISTICS (DIGITAL)


 V_{DDD} = V_{DDA} = V_{DDO} = 2.7 to 3.6 V; T_{amb} = -40 to +85 °C; R_L = 5 k Ω ; all voltages referenced to ground; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
System cloc	k timing; see Fig.10	I				
T _{sys}	system clock cycle	$f_{sys} = 256f_s$, note 1	36	88	781	ns
-,-		$f_{\text{sys}} = 384f_{\text{s}}$, note 1	24	59	520	ns
		$f_{\text{sys}} = 512f_{\text{s}}$, note 2	36	44	390	ns
t _{CWL}	f _{sys} LOW level pulse width	f _{sys} < 19.2 MHz	0.30T _{sys}	_	0.70T _{sys}	ns
		f _{sys} ≥ 19.2 MHz	0.40T _{sys}	_	0.60T _{sys}	ns
t _{CWH}	f _{sys} HIGH level pulse width	f _{sys} < 19.2 MHz	0.30T _{sys}	_	0.70T _{sys}	ns
		f _{sys} ≥ 19.2 MHz	0.40T _{sys}	_	0.60T _{sys}	ns
t _r	rise time		_	_	20	ns
t _f	fall time		_	_	20	ns
Serial input	output data timing; see Fig.11		•		•	•
t _{BCK}	bit clock period		¹ / ₁₂₈ f _s	_	_	ns
t _{BCKH}	bit clock HIGH time		30	_	_	ns
t _{BCKL}	bit clock LOW time		30	_	_	ns
t _r	rise time		_	_	20	ns
t _f	fall time		_	_	20	ns
t _{s(DATAI)}	data input set-up time		20	_	_	ns
t _{h(DATAI)}	data input hold time		0	_	_	ns
t _{d(DATAO-BCK)}	data output delay time (from BCK falling edge)		_	_	80	ns
t _{d(DATAO-WS)}	data output delay time (from WS edge)	MSB-justified format	_	_	80	ns
t _{h(DATAO)}	data output hold time		0	_	_	ns
t _{s(WS)}	word select set-up time		20	_	_	ns
t _{h(WS)}	word select hold time		10	_	_	ns
	d data transfer mode timing; see Fig 6				•	•
T _{cy(CLK)(L3)}	L3CLOCK cycle time		500	_	_	ns
t _{CLK(L3)H}	L3CLOCK HIGH period		250	_	_	ns
t _{CLK(L3)L}	L3CLOCK LOW period		250	_	_	ns
t _{su(L3)A}	L3MODE set-up time	address mode	190	_	_	ns
t _{h(L3)A}	L3MODE hold time	address mode	190	_	_	ns
t _{su(L3)DA}	L3MODE set-up time	data transfer mode	190	_	_	ns
t _{h(L3)DA}	L3MODE hold time	data transfer mode	190	_	_	ns
t _{su(L3)DAA}	L3DATA set-up time	data transfer mode and address mode	190	_	_	ns
t _{h(L3)DAA}	L3DATA hold time	data transfer mode and address mode	30	_	_	ns
t _{halt}	L3MODE halt time		190	_	_	ns

UDA1343TT

Notes:

- 1. Sampling range from 16 to 100 kHz is supported, with f_s = 44.1 kHz typical.
- 2. Sampling range from 16 to 55 kHz is supported, with f_s = 44.1 kHz typical.






UDA1343TT

APPLICATION INFORMATION

The application information as given in Fig.12, is an optimum application environment. Simplification is possible at the cost of some performance degradation. The following notes apply:

- The capacitors at the output of the DAC can be reduced. It should be noted that the cut-off frequency of the DC filter also changes.
- The capacitors at the input of the ADC can also be reduced. It should be noted that the cut-off frequency of the capacitor with the 12 kΩ input resistance of the ADC will also change.




UDA1343TT

PACKAGE OUTLINE


TSSOP28: plastic thin shrink small outline package; 28 leads; body width 4.4 mm

SOT361-1





detail X



DIMENSIONS (mm are the original dimensions)

_					,		-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	9.8 9.6	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.8 0.5	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE	REFERENCES		ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT361-1		MO-153			95-02-04 99-12-27

2000 Jan 12 30

Economy audio CODEC with features

UDA1343TT

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300\ ^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^{\circ}$ C.

Economy audio CODEC with features

UDA1343TT

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERIN	SOLDERING METHOD				
PACKAGE	WAVE	REFLOW ⁽¹⁾				
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable				
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable(2)	suitable				
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable				
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable				
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable				

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

Economy audio CODEC with features

UDA1343TT

NOTES

Economy audio CODEC with features

UDA1343TT

NOTES

Economy audio CODEC with features

UDA1343TT

NOTES

Philips Semiconductors – a worldwide company

Argentina: see South America

Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 **Austria:** Computerstr. 6, A-1101 WIEN, P.O. Box 213,

Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210

Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773

Belgium: see The Netherlands **Brazil:** see South America

Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor,

51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

China/Hong Kong: 501 Hong Kong Industrial Technology Centre,

72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700

Colombia: see South America Czech Republic: see Austria

Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V,

Tel. +45 33 29 3333, Fax. +45 33 29 3905 **Finland:** Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920

France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex,

Tel. +33 1 4099 6161, Fax. +33 1 4099 6427

Germany: Hammerbrookstraße 69, D-20097 HAMBURG,

Tel. +49 40 2353 60, Fax. +49 40 2353 6300

Hungary: see Austria

India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025,

Tel. +91 22 493 8541, Fax. +91 22 493 0966

Indonesia: PT Philips Development Corporation, Semiconductors Division,

Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200

Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007

Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI),

Tel. +39 039 203 6838, Fax +39 039 203 6800

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL,

Tel. +82 2 709 1412, Fax. +82 2 709 1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR,

Tel. +60 3 750 5214, Fax. +60 3 757 4880

Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905,

Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB,

Tel. +31 40 27 82785, Fax. +31 40 27 88399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. +47 22 74 8000, Fax. +47 22 74 8341

Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001

Portugal: see Spain Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW,

Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale,

2092 JOHANNESBURG, P.O. Box 58088 Newville 2114,

Tel. +27 11 471 5401, Fax. +27 11 471 5398 **South America:** Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO. SP. Brazil.

Tel. +55 11 821 2333, Fax. +55 11 821 2382 **Spain:** Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM,

Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 **Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH,

Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260,

Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye,

ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7,

252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409,

Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America **Vietnam:** see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD,

Tel. +381 11 3341 299, Fax.+381 11 3342 553

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Internet: http://www.semiconductors.philips.com

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

© Philips Electronics N.V. 2000

545002/25/01/pp36

Date of release: 2000 Jan 12

Document order number: 9397 750 06447

SCA69

Let's make things better.





