


FET-Jet Calculator 💝 Buy 🙀 Spice Calculator 💝 Buy Models 🍛 Contact 📫 Learn


Silicon Carbide (SiC) JFET -EliteSiC, Power N-Channel, D2PAK-7L, 1700 V, 400 mohm

Rev. C, January 2025

DATASHEET

UF3N170400B7S





Description

UnitedSiC offers the high-performance G3 SiC normally-on JFET transistors. This series exhibits ultra-low on resistance ($R_{DS(ON)}$) and gate charge (Q_G) allowing for low conduction and switching loss. The device normally-on characteristics with low $R_{DS(ON)}$ at V_{GS} = 0 V is also ideal for current protection circuits without the need for active control, as well as for cascode operation.

Features

- Typical on-resistance R_{DS(on),typ} of 400mΩ
- Voltage controlled
- Maximum operating temperature of 175°C
- Extremely fast switching not dependent on temperature
- Low gate charge
- Low intrinsic capacitance
- RoHS compliant

Typical applications

- Over Current Protection Circuits
- DC-AC Inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating









Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		1700	V
Cata aguirragualtaga	V _{GS}	DC	-20 to +3	V
Gate-source voltage	V _{GS}	AC ¹	-30 to +20	V
Continuous drain current ²	1	T _C = 25°C	6.8	А
Continuous drain current	I _D	T _C = 100°C	5.1	А
Pulsed drain current ³	I _{DM}	T _C = 25°C	16	А
Power dissipation	P _{tot}	T _C = 25°C	68	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J ,T _{STG}		-55 to 175	°C
Reflow soldering temperature	T _{solder}	reflow MSL 1	245	°C

1. +20V AC rating applies for turn-on pulses <200ns applied with external R_G > 1 Ω .

2. Limited by $T_{\mbox{\tiny J,max}}$

3. Pulse width t_p limited by $T_{J,max}$

Thermal Characteristics

Parameter	Symbol	Test Conditions		Value		Units
	Symbol Test Conditions		Min	Тур	Max	
Thermal resistance, junction-to-case	$R_{ ext{ heta}JC}$			1.7	2.2	°C/W



Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symphol	Test Conditions		Value			
Parameter	Symbol	Test Conditions	Min	Тур	Max	– Units	
Drain-source breakdown voltage	BV _{DS}	V _{GS} =-20V, I _D =0.3mA	1700			V	
		V _{DS} =1700V, V _{GS} =-20V, T _J =25°C		2.2	60		
Total drain leakage current	I _{DSS}	V _{DS} =1700V, V _{GS} =-20V, T _J =175°C		9		μA	
Tabala aka badua a sumu uk	1	V _{GS} =-20V, T _J =25°C		0.15	6	μA	
Total gate leakage current	I _{GSS}	V _{GS} =-20V, T _J =175°C		0.8		μA	
	R _{DS(on)}	V _{GS} =2V, I _D =5A, T _J =25°C		350			
Drain-source on-resistance		V _{GS} =0V, I _D =5A, T _J =25°C		400	500	mΩ	
Drain-source on-resistance		V _{GS} =2V, I _D =5A, T _J =175°C		928		11122	
		V _{GS} =0V, I _D =5A, T _J =175°C		1040			
Gate threshold voltage	V _{G(th)}	V _{DS} =5V, I _D =4.5mA	-11.3	-9	-6.7	V	
Gate resistance	R _G	f=1MHz, open drain		5		Ω	





Typical Performance - Dynamic

Parameter	Cumphol	Test Conditions		Value		Units	
Parameter	Symbol	lest Conditions	Min	Тур	Max	Units	
Input capacitance	C _{iss}	- V _{DS} =100V, V _{GS} =-20V		225			
Output capacitance	C _{oss}	$v_{DS} = 100 v, v_{GS} = 20 v$ f=100kHz		22		pF	
Reverse transfer capacitance	C _{rss}	1-100KHZ		18			
Effective output capacitance, energy related	C _{oss(er)}	V _{DS} =0V to 1200V, V _{GS} =-20V		11.4		pF	
C _{OSS} stored energy	E _{oss}	V _{DS} =1200V, V _{GS} =-20V		8.2		μJ	
Total gate charge	Q _G	– V _{DS} =1200V, I _D =5A, –		30			
Gate-drain charge	Q_{GD}	$V_{DS} = 1200V, T_D = 5A,$ $V_{GS} = -18V \text{ to } 0V$		17		nC	
Gate-source charge	Q_{GS}	VGS 10V100V		5			
Turn-on delay time	t _{d(on)}			5			
Rise time	t _r	V_{DS} =1200V, I_D =5A, Gate Driver =-18V to 0V, R_G =1 Ω ,		19		- ns	
Turn-off delay time	$t_{d(off)}$			9			
Fall time	t _f	Inductive Load,		37			
Turn-on energy	E _{ON}	FWD: 2x UJ3D1210TS		125			
Turn-off energy	E _{OFF}	in series T_=25°C		38		μJ	
Total switching energy	E _{TOTAL}	.,		163			
Turn-on delay time	t _{d(on)}			5			
Rise time	t _r	V_{DS} =1200V, I_D =5A, Gate Driver =-18V to 0V, R_G =1 Ω , Inductive Load,		16		nc	
Turn-off delay time	$t_{d(off)}$			8		ns	
Fall time	t _f			34			
Turn-on energy	E _{ON}	FWD: 2x UJ3D1210TS in series,		114			
Turn-off energy	E_{OFF}	T_=150°C		31		μJ	
Total switching energy	E _{TOTAL}			145			



Typical Performance Diagrams





Figure 1. Typical output characteristics at T $_{\rm J}$ = - 55°C, tp < 250 μs



Spice Models

Contact

Learn

More

FET-Jet Calculator

Buy Online 0.0

Figure 2. Typical output characteristics at T $_{\rm J}$ = 25°C, tp < 250 μs




Figure 3. Typical output characteristics at $T_J = 175^{\circ}$ C, tp < 250 μ s






Figure 4. Typical drain-source leakage at V_{GS} = -20V












Figure 6. Typical transfer characteristics at V_{DS} = 5V




Figure 7. Normalized on-resistance vs. temperature at V_{GS} = 0V and $I_{\rm D}$ = 5A




Figure 8. Typical drain-source on-resistances at V_{GS} = 0V

United **SiC**





Figure 9. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 4.5mA



Spice Models

Contact


Learn

More

Buy Online 0

FET-Jet Calculator

Figure 10. Typical stored energy in C_{OSS} at V_{GS} = -20V






Figure 11. Total power Dissipation

Figure 12. Safe operation area at T_C =25°C, Parameter t_p

United **SiC**





Figure 13. Typical gate leakage at V_{DS} = 0V



Spice Models

Contact

Learn

More

Buy Online Q,

FET-Jet Calculator

Figure 14. Typical gate forward current at V_{DS} = 0V




Figure 15. Maximum transient thermal impedance




Figure 16. Typical gate charge at V_{DS} = 1200V and I_{D} = 5A








Figure 17. Clamped inductive switching energy vs. drain current at $T_J = 25^{\circ}C$




Figure 18. Clamped inductive switching energy vs. gate resistor $\ensuremath{\mathsf{R}_{\mathsf{G}}}$




Figure 19. Clamped inductive switching energy vs. junction temperature at V_{DS} = 1200V and I_D = 5A






Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document. UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.



PACKAGE OUTLINE



	7L-D2PAK						
SYM	М	М	IN	СН			
SIM	Min	Max	Min	Max			
A	4.30	4.56	.169	.180			
A1	0.00	0.25	.000	.010			
A2	2.45	2.75	.096	.108			
b	0.50	0.70	.020	.028			
b1	0.50		.020	-			
с	0.40	0.60	.016	.024			
c1	0.40		.016				
c2	1.20	1.40	.047	.055			
D	8.93	9.23	.352	.363			
D1	4.65	4.95	.183	.195			
D2	7.90	8.10	.311	.319			
e	1.27	BSC	.050	BSC			
E	10.08	10.28	.397	.405			
E1	6.82	7.62	.269	.300			
E2	6.50	8.60	.256	.339			
E3	3.50	3.70	.138	.146			
н	15.00	16.00	.591	.630			
H1	6.68	6.88	.263	.271			
H3	7.3	REF.	.287	REF			
L	1.90	2.50	.075	.098			
L1	0.98	1.42	.039	.056			
L3	0.25	BSC	.0098 BSC				
L4	5.22	REF	.205	REF			
ØP1	0.65	0.85	.026	.033			
ØP2	1.40	1.60	.055	.063			


Notes:

- 1. GENERAL TOLERANCE: ±0.1 unless otherwise specified
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 4. DIMENSION L IS MEASURED IN GAUGE LINE.
- 5. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 6. DIMENSION c1 AND b1 APPLIES TO BASE METAL ONLY



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PA MARKING, TAPE AND REEL SPECIFICATION	ART	Page 2 of 4
DS_TO_263_7L		Rev D


PART MARKING





PACKING TYPE

Carrier Tape




UNIT: MM

PACKAGE	AO	BO	KO	DO	D1	E	E1	E2	P0	P1	P2	Т
D2PAK (24 mm)	10.80 ±0.10	16.30 ±0.10	4.70 ±0.10	1.50 ±0.10	1.50 +0.1 -0	24.00 ±0.30	1.75 ±0.10	11.50 ±0.10	16.00 ±0.10	4.00 ±0.10	2.00 ±0.10	0.35 ±0.10

Exte	erior	size	
-	W1	16.9±0.1	
Spec 1	W2	1.3±0.1	
	W3	1.0±0.1	
-	W1	17.2±0.1	0
Spec 2	W2	1.8±0.1	Ф
2	W3	0.85±0.1	\bigcirc

<u>Reel</u>



All dimensions in millimeters Anti-Static Tape and Rell (T&R) Quantity per Reel: 800 units



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, MARKING, TAPE AND REEL SPECIFICATION	PART	Page 4 of 4
DS_TO_263_7L		Rev D

DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

REVISION HISTORY

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
С	11/06/2023	Updated to Qorvo template Updated Package outline drawing based latest drawing revision	Glenn Galang
D	05/21/2024	Added illustration of device orientation on carrier tape (page 3)	Glenn Galang

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>