



UF520

Preliminary

Power MOSFET

9.2A, 100V N-CHANNEL POWER MOSFET

DESCRIPTION



The UTC **UF520** is an N-channel enhancement power MOSFET using UTC's advanced technology to provide the customers with high Input Impedance and high switching speed.

This UTC **UF520** is suitable for motor drivers, switching convertors, switching regulators, relay drivers and drivers for high power bipolar switching transistors.

FEATURES

- * $R_{DS(ON)}=0.25\Omega @ V_{GS}=10V, I_D=5.6A$
- * High Input Impedance
- * High Switching Speed

SYMBOL



ORDERING INFORMATION

Ordering Number		Package	Pin Assignment			Packing
Lead Free	Halogen Free		1	2	3	
UF520L-TA3-T	UF520G-TA3-T	TO-220	G	D	S	Tube

Note: Pin Assignment: G: Gate D: Drain S: Source

<p>UF520L-TA3-T</p> <p>(1) Packing Type</p> <p>(2) Package Type</p> <p>(3) Lead Free</p>	<p>(1) T: Tube</p> <p>(2) TA3: TO-220</p> <p>(3) G: Halogen Free, L: Lead Free</p>
--	--

■ ABSOLUTE MAXIMUM RATINGS ($T_J=25^\circ\text{C}$, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT	
Drain-Source Voltage		V_{DSS}	100	V	
Gate-Source Voltage		V_{GSS}	± 20	V	
Drain Current	Continuous	I_D	$T_C=25^\circ\text{C}$	9.2	A
			$T_C=100^\circ\text{C}$	6.5	A
	Pulsed (Note 2)		I_{DM}	37	A
Single Pulsed Avalanche Energy (Note 3)		E_{AS}	36	mJ	
Power Dissipation		P_D	50	W	
Junction Temperature		T_J	+150	$^\circ\text{C}$	
Storage Temperature		T_{STG}	-55~+175	$^\circ\text{C}$	

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve

3. $V_{DD}=25\text{V}$, starting $T_J=25^\circ\text{C}$, $L=640\text{mH}$, $R_G=25\Omega$, peak $I_{AS}=9.2\text{A}$

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	θ_{JA}	80	$^\circ\text{C/W}$
Junction to Case	θ_{JC}	2.5	$^\circ\text{C/W}$

■ ELECTRICAL CHARACTERISTICS (T_c=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	I _D =250μA, V _{GS} =0V	100			V
Drain-Source Leakage Current	I _{DSS}	V _{DS} =95V, V _{GS} =0V			250	μA
Gate- Source Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V			±100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _D =250μA	2.0		4.0	V
Static Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =5.6A (Note 1)		0.25	0.27	Ω
On State Drain Current (Note 1)	I _{D(ON)}	V _{GS} =10V, V _{DS} >I _{D(ON)} ×R _{DS(ON)} MAX	9.2			A
DYNAMIC PARAMETERS						
Input Capacitance	C _{ISS}	V _{GS} =0V, V _{DS} =25V, f=1.0MHz		350		pF
Output Capacitance	C _{OSS}			130		pF
Reverse Transfer Capacitance	C _{RSS}			25		pF
SWITCHING PARAMETERS						
Total Gate Charge	Q _G	V _{GS} =10V, I _D =9.2A, V _{DS} =0.8*Rated BV _{DSS} , I _{G(REF)} =1.5mA (Note 2)		10	30	nC
Gate to Source Charge	Q _{GS}			2.5		nC
Gate to Drain Charge	Q _{GD}			2.5		nC
Turn-ON Delay Time	t _{D(ON)}	V _{DD} =50V, I _D ≈9.2A, R _G =18Ω, R _L =5.5 Ω (Note 3)		9	13	ns
Rise Time	t _R			30	63	ns
Turn-OFF Delay Time	t _{D(OFF)}			18	70	ns
Fall-Time	t _F			20	59	ns







- Notes: 1. Pulse test: pulse width≤300μs, duty cycles≤2%
 2. Gate Charge is Essentially Independent of Operating Temperature
 3. MOSFET Switching Times are Essentially Independent of Operating Temperature

■ SOURCE TO DRAIN DIODE SPECIFICATIONS





PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Source to Drain Diode Voltage	V _{SD}	T _J =25°C, I _{SD} =9.2A, V _{GS} =0V (Note 1)			2.5	V
Continuous Source to Drain Current	I _{SD}	Note 3			9.2	A
Pulse Source to Drain Current (Note 2)	I _{SDM}				37	A

- Note : 1. Pulse Test: Pulse width≤300μs, Duty Cycle≤2%.
 2. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve
 3. Modified MOSFET Symbol Showing the Integral Reverse P-N Junction Diode.

■ TEST CIRCUITS AND WAVEFORMS



■ TEST CIRCUITS AND WAVEFORMS(Cont.)



Peak Diode Recovery dv/dt Test Circuit and Waveforms

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.