

Product Specification

(Preliminary)

Part Name: OLED Display Module

Part ID: UG-2828GDEDF01

Doc No.: SAS1-D013-A

Customer:

Approved by

CONFIDENTIAL

From: Univision Technology Inc.

Approved by

Univision Technology Inc.

8, Kebei RD 2, Science Park, Chu-Nan, Taiwan 350, R.O.C.

Notes:

1. Please contact Univision Technology Inc. before assigning your product based on this module specification
2. The information contained herein is presented merely to indicate the characteristics and performance of our products. No responsibility is assumed by Univision Technology Inc. for any intellectual property claims or other problems that may result from application based on the module described herein.



Revised History

| Part Number | Revision | Revision Content | Revised on |
|----------------|----------|------------------|-----------------|
| UG-2828GDEDF01 | A | New | August 15, 2006 |
| CONFIDENTIAL | | | |

CONFIDENTIAL

Notice:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Univision Technology Inc. Univision Technology Inc. reserves the right to make changes to this material without notice. Univision Technology Inc. does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of Foreign Exchange and Foreign Trade Law of Taiwan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Univision Technology Inc. 2006, All rights reserved.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

Contents

| | |
|---|---------------------|
| Revision History | <i>i</i> |
| Notice | <i>ii</i> |
| Contents | <i>iii</i> |
| 1. Basic Specifications | <i>1~5</i> |
| 1.1 Display Specifications | 1 |
| 1.2 Mechanical Specifications | 1 |
| 1.3 Active Area & Pixel Construction | 1 |
| 1.4 Mechanical Drawing | 2 |
| 1.5 Pin Definition | 3 |
| 1.6 Block Diagram | 5 |
| 2. Absolute Maximum Ratings | <i>6</i> |
| 3. Electrical Characteristics | <i>7~11</i> |
| 3.1 DC Characteristics | 7 |
| 3.2 AC Characteristics | 8 |
| 3.2.1 68XX-Series MPU Parallel Interface Timing Characteristics | 8 |
| 3.2.2 80XX-Series MPU Parallel Interface Timing Characteristics | 9 |
| 3.2.3 Serial Interface Timing Characteristics | 10 |
| 3.3 Optics & Electrical Characteristics | 11 |
| 3.4 General Electrical Specification | 11 |
| 4. Functional Specification | <i>12~14</i> |
| 4.1 Commands | 12 |
| 4.2 Power down and Power up Sequence | 12 |
| 4.2.1 Power up Sequence | 12 |
| 4.2.2 Power down Sequence | 12 |
| 4.3 Reset Circuit | 12 |
| 4.4 Actual Application Example | 13 |
| 5. Reliability | <i>15</i> |
| 5.1 Contents of Reliability Tests | 15 |
| 5.2 Lifetime | 15 |
| 5.3 Failure Check Standard | 15 |
| 6. Outgoing Quality Control Specifications | <i>16~20</i> |
| 6.1 Environment Required | 16 |
| 6.2 Sampling Plan | 16 |
| 6.3 Criteria & Acceptable Quality Level | 16 |
| 6.3.1 Cosmetic Check (Display Off) in Non-Active Area | 16 |
| 6.3.2 Cosmetic Check (Display Off) in Active Area | 19 |
| 6.3.3 Pattern Check (Display On) in Active Area | 20 |
| 7. Package Specifications | <i>21</i> |

| | |
|---|--------------|
| 8. Precautions When Using These OEL Display Modules..... | 22~24 |
| 8.1 Handling Precautions | 22 |
| 8.2 Storage Precautions..... | 23 |
| 8.3 Designing Precautions | 23 |
| 8.4 Precautions when disposing of the OEL display modules | 23 |
| 8.5 Other Precautions..... | 23 |
| 9. Appendixes | 25 |
| 9.1 Software Initial Setting | 25 |

CONFIDENTIAL

1. Basic Specifications



1.1 Display Specifications

- 1) Display Mode: Passive Matrix
- 2) Display Color: 262,144 Colors (Maximum)
- 3) Drive Duty: 1/128 Duty


1.2 Mechanical Specifications

- 1) Outline Drawing: According to the annexed outline drawing number
- 2) Number of Pixels: 128 (RGB) \times 128
- 3) Panel Size: 33.80 \times 34.00 \times 1.7 (mm)
- 4) Active Area: 26.855 \times 26.864 (mm)
- 5) Pixel Pitch: 0.07 \times 0.21 (mm)
- 6) Pixel Size: 0.045 \times 0.194 (mm)
- 7) Weight: 4.0 (g)

1.3 Active Area & Pixel Construction



1.4 Mechanical Drawing



The drawing contained herein is the exclusive property of Univision. It is not allowed to copy, reproduce and or disclose in any formats without permission of Univision.


1.5 Pin Definition

| Pin Number | Symbol | Type | Function | | | | | | | | | | | | |
|----------------|----------------------|---------------|--|--|---------------|---------------|--------|-----|---|---|---|-----|---|---|---|
| 27 | VDD | P | Power Supply for Logic This is a voltage supply pin. It must be connected to external source. | | | | | | | | | | | | |
| 4 | VDDIO | P | Power Supply for I/O Pin This pin is a power supply pin of I/O buffer. It should be connected to VDD or external source. All I/O signal should have VIH reference to VDDIO. When I/O signal pins (BS1~2, D0~D8, control signals.) pull high, they should be connected to VDDIO. | | | | | | | | | | | | |
| 28 | VSS | P | Ground of OEL System This is a ground pin. It also acts as a reference for the logic pins, the OEL driving voltages, and the analog circuits. It must be connected to external ground. | | | | | | | | | | | | |
| 2,29 | VCC | P | Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It should be supplied externally. | | | | | | | | | | | | |
| 25 24 23 | VP_A VP_B VP_C | O | External Voltage Reference for Pre-charge Signal These pins are the pre-charge driving voltages for OEL driving segment pins SA0~SA127, SB0~SB127 and SC0~SC127 respectively. They can be supplied externally or internally generated by VP circuit. When internal VP is used, VP_A, VP_B, VP_C pins should be left open. | | | | | | | | | | | | |
| 22 | IREF | I | Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current at 10uA. | | | | | | | | | | | | |
| 3 | VCOMH | O | Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor should be connected between this pin and VSS. | | | | | | | | | | | | |
| 5 | VSL | O | Voltage Output Low Level for SEG Signal This is segment voltage reference pin. | | | | | | | | | | | | |
| 26 | VBREF | O | Voltage Reference for DC/DC Converter Circuit This pin is the internal voltage reference of booster circuit. A stabilization capacitor, typ. 1μF, should be connected to VSS. | | | | | | | | | | | | |
| 17 18 | BS1 BS2 | I | Communicating Protocol Select These pins are MCU interface selection input. See the following table: <table border="1"> <thead> <tr> <th></th><th>68XX-parallel</th><th>80XX-parallel</th><th>Serial</th></tr> </thead> <tbody> <tr> <td>BS1</td><td>0</td><td>1</td><td>0</td></tr> <tr> <td>BS2</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table> Set the command A0 for the parallel bus interface as 8-bit or 9-bit. | | 68XX-parallel | 80XX-parallel | Serial | BS1 | 0 | 1 | 0 | BS2 | 1 | 1 | 0 |
| | 68XX-parallel | 80XX-parallel | Serial | | | | | | | | | | | | |
| BS1 | 0 | 1 | 0 | | | | | | | | | | | | |
| BS2 | 1 | 1 | 0 | | | | | | | | | | | | |

1.5 Pin Definition (Continued)

| Pin Number | Symbol | I/O | Function |
|------------|------------|-----|--|
| 21 | RES# | I | Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. |
| 19 | CS# | I | Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low. |
| 15 | E (RD#) | I | Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. |
| 16 | R/W# (WR#) | I | Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. |
| 20 | D/C# | I | Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D0~D8 is treated as display data. When the pin is pulled low, the input at D0~D8 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams. |
| 6~14 | D8~D0 | I/O | Host Data Input/Output Bus These pins are 9-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. |
| 1, 30 | NC | - | Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. |

1.6 Block Diagram



MCU Interface Selection: BS1 and BS2

Pins connected to MCU interface: D8~D0, E/RD#, R/W#, CS#, D/C#, and RES#

- C1, C5: 10 μ F
- C2, C6: 4.7 μ F
- C3: 1 μ F
- C4: 4.7uF/25V Tantalum CAP
- R1: 910k Ω , $R1 = (\text{Voltage at IREF} - VSS) / IREF$
- R2: 50 Ω
- D1: 2.7V, 0.5W (Zener Diode)

2. Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit | Notes |
|--------------------------------|------------------|------|-----|------|-------|
| Supply Voltage | V _{DD} | -0.3 | 4 | V | 1, 2 |
| Driver Supply Voltage | V _{CC} | 0 | 16 | V | 1, 2 |
| V _{CC} Supply Current | I _{CC} | - | 35 | mA | 1, 2 |
| Operating Temperature | T _{OP} | -30 | 70 | °C | - |
| Storage Temperature | T _{STG} | -40 | 80 | °C | - |

Note 1: All the above voltages are on the basis of “GND = 0V”.

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. “Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

CONFIDENTIAL

3. *Electrical Characteristics*

3.1 DC Characteristics


| Characteristics | Symbol | Conditions | Min | Typ | Max | Unit |
|-----------------------------|------------|------------------------------|-----------------------|------|-----------------------|------|
| Supply Voltage | V_{DD} | | 2.6 | 2.8 | 3.5 | V |
| Supply Voltage for I/O Pins | V_{DDIO} | | 1.5 | 2.8 | 3.5 | V |
| Driver Supply Voltage | V_{CC} | | - | 13.0 | - | V |
| High Level Input | V_{IH} | $I_{out} = 100\mu A, 3.3MHz$ | $0.8 \times V_{DDIO}$ | - | V_{DDIO} | V |
| Low Level Input | V_{IL} | $I_{out} = 100\mu A, 3.3MHz$ | 0 | - | $0.2 \times V_{DDIO}$ | V |
| High Level Output | V_{OH} | $I_{out} = 100\mu A, 3.3MHz$ | $0.9 \times V_{DDIO}$ | - | V_{DDIO} | V |
| Low Level Output | V_{OL} | $I_{out} = 100\mu A, 3.3MHz$ | 0 | - | $0.1 \times V_{DDIO}$ | V |

CONFIDENTIAL

3.2.2 80XX-Series MPU Parallel Interface Timing Characteristics:

| Symbol | Description | Min | Max | Unit |
|--------------------------|---|-----------|-----|------|
| t_{cycle} | Clock Cycle Time | 300 | - | ns |
| t_{AS} | Address Setup Time | 0 | - | ns |
| t_{AH} | Address Hold Time | 0 | - | ns |
| t_{DSW} | Write Data Setup Time | 40 | - | ns |
| t_{DHW} | Write Data Hold Time | 15 | - | ns |
| t_{DHR} | Read Data Hold Time | 20 | - | ns |
| t_{OH} | Output Disable Time | - | 70 | ns |
| t_{ACC} | Access Time | - | 140 | ns |
| PW_{CSL} | Chip Select Low Pulse Width (Read) Chip Select Low Pulse Width (Write) | 120 60 | - | ns |
| PW_{CSH} | Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write) | 60 60 | - | ns |
| t_{R} | Rise Time | - | 15 | ns |
| t_{F} | Fall Time | - | 15 | ns |

* All the timings should be based on 30% and 70% of $V_{\text{DD}}-\text{GND}$.




* When 8-bit Used: $D_0 \sim D_7$ Instead
When 9-bit Used: $D_0 \sim D_8$ Instead

3.2.3 Serial Interface Timing Characteristics:

| Symbol | Description | Min | Max | Unit |
|-------------|------------------------|-----|-----|------|
| t_{cycle} | Clock Cycle Time | 250 | - | ns |
| t_{AS} | Address Setup Time | 150 | - | ns |
| t_{AH} | Address Hold Time | 150 | - | ns |
| t_{CSS} | Chip Select Setup Time | 120 | - | ns |
| t_{CSH} | Chip Select Hold Time | 60 | - | ns |
| t_{DSW} | Write Data Setup Time | 100 | - | ns |
| t_{DHW} | Write Data Hold Time | 100 | - | ns |
| t_{CLKL} | Clock Low Time | 100 | - | ns |
| t_{CLKH} | Clock High Time | 100 | - | ns |
| t_R | Rise Time | - | 15 | ns |
| t_F | Fall Time | - | 15 | ns |

* All the timings should be based on 30% and 70% of $V_{DD}-GND$.



3.3 Optics & Electrical Characteristics

| Characteristics | Symbol | Conditions | Min | Typ | Max | Unit |
|--------------------|------------|----------------------------|--------------|--------------|--------------|-------------------|
| Brightness (White) | L_{br} | With Polarizer (Note 3) | 70 | 90 | - | cd/m ² |
| C.I.E. (White) | (x) (y) | With Polarizer | 0.24 0.29 | 0.28 0.33 | 0.32 0.37 | |
| C.I.E. (Red) | (x) (y) | With Polarizer | 0.60 0.31 | 0.64 0.35 | 0.68 0.39 | |
| C.I.E. (Green) | (x) (y) | With Polarizer | 0.28 0.59 | 0.32 0.63 | 0.36 0.67 | |
| C.I.E. (Blue) | (x) (y) | With Polarizer | 0.10 0.15 | 0.14 0.19 | 0.18 0.23 | |
| Dark Room Contrast | CR | | - | >1000:1 | - | |
| View Angle | | | >160 | - | - | degree |

* Optical measurement taken at $V_{DD} = 2.8V$, $V_{CC} = 13V$, and software configuration follows Sec. 9.1 "Software Initial Setting".

3.4 General Electrical Specification

| Characteristics | Symbol | Conditions | Min | Typ | Max | Unit |
|--------------------------------|------------|------------|-----|------|-----|------|
| Supply Voltage | V_{DD} | | 2.6 | 2.8 | 3.5 | V |
| Supply Voltage for I/O Pins | V_{DDIO} | | 1.5 | 2.8 | 3.5 | V |
| Driver Supply Voltage | V_{CC} | Note 3 | - | 13.0 | - | V |
| Operating Current for V_{DD} | I_{DD} | Note 4 | - | 0.8 | 1 | mA |
| | | Note 5 | - | 0.8 | 1 | mA |
| Operating Current for V_{CC} | I_{CC} | Note 4 | - | 16 | 20 | mA |
| | | Note 5 | - | 24 | 30 | mA |

Note 3: Brightness (L_{br}) and Driver Supply Voltage (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 4: $V_{DD} = 2.8V$, $V_{CC} = 13V$, Test condition follow Sec. 9.1 "Software Initial Setting", 50% Display Area Turn on.

Note 5: $V_{DD} = 2.8V$, $V_{CC} = 13V$, Test condition follow Sec. 9.1 "Software Initial Setting", 100% Display Area Turn on.

4. Functional Specification

4.1. Commands


Refer to the Technical Manual for the SSD1339

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


4.2.1 Power up Sequence:

1. Power up V_{DD} & V_{DDIO}
2. Send Display off command
3. Clear Screen
4. Power up V_{CC}
5. Delay 100ms
(when V_{DD} & V_{DDIO} is stable)
6. Send Display on command



4.2.2 Power down Sequence:

1. Send Display off command
2. Power down V_{CC}
3. Delay 100ms
(when V_{CC} is reach 0 and panel is completely discharges)
4. Power down V_{DD} & V_{DDIO}



4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

1. Display is OFF
2. 132(RGB)×132 Display Mode
3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00H and COM0 mapped to row address 00H)
4. Shift register data clear in serial interface
5. Display start line is set at display RAM address 0
6. Column address counter is set at 0
7. Normal scan direction of the COM outputs
8. Master current control register is set at 0FH
9. Individual contrast control registers of color A, B, and C are set at 80H

4.4 Actual Application Example

Command usage and explanation of an actual example

<Initialization Setting>

Set Display Mode (101001XX)

10100100 => 0xA4 (Turns Off)

Set Display Clock Divide Ratio / Oscillator Frequency

(10110011 with XXXXXXXX)

Set Display Offset

(10100010 with XXXXXXXX)

* XXXXXX = 132 - Dummy Lines from Common 0

Set Multiplex Ratio

(11001010 with XXXXXXXX)

Set Master Configuration

(10101101 with 10001XXX)

10001110 => 0x8E (External VCC Supply, Internal VCOMH Regulator & VP)

Set Display Start Line

(10100001 with XXXXXXXX)

Set Segment Re-map & Data Format

(10100000 with XXXXXXXX)

Set Master Current Control

(11000111 with ****XXXX)

Set Contrast Control for Color A, B, C

(11000001 with XXXXXXXX & XXXXXXXX & XXXXXXXX)

Set Pre-charge Voltage of Color A, B, C

(10111011 with XXXXXXXX & XXXXXXXX & XXXXXXXX)

Set VCOMH

(10111110 with *XXXXXXX)

Set Phase 1 & 2 Period Adjustment

(10110001 with XXXXXXXX)

Set Power Saving Mode

(10110000 with 000XXXXX)

00000000 => 0x00 (Normal)

Set Display Mode (101001XX)

10100110 => 0xA6 (Turns On as Normal Display)

CONFIDENTIAL

<Display Boundary Setting>

Set Column Address

(00010101 with XXXXXXXX for Start & XXXXXXXX for End)

Set Row Address

(01110101 with XXXXXXXX for Start & XXXXXXXX for End)

If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

CONFIDENTIAL

5. Reliability

5.1 Contents of Reliability Tests

| Item | Conditions | Criteria |
|-------------------------------------|---|---------------------------------|
| High Temperature Operation | 70°C, 240 hrs | The operational functions work. |
| Low Temperature Operation | -30°C, 240 hrs | |
| High Temperature Storage | 80°C, 240 hrs | |
| Low Temperature Storage | -40°C, 240 hrs | |
| High Temperature/Humidity Operation | 60°C, 90% RH, 120 hrs | |
| Thermal Shock | -40°C \leftrightarrow 85°C, 24 cycles 1 hr dwell | |

* The samples used for the above tests do not include polarizer.

* No moisture condensation is observed during tests.

5.2 Lifetime

End of lifetime is specified as 50% of initial brightness.

| Parameter | Min | Max | Unit | Condition | Notes |
|---------------------|--------|-----|------|---|-------|
| Operating Life Time | 10,000 | - | Hrs | 70 cd/m ² , 50% checkerboard | 6 |
| Storage Life Time | 20,000 | - | Hrs | Ta=25°C, 50% RH | - |

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

5.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

| | |
|---|----------------------------|
| Temperature: | $23 \pm 5^{\circ}\text{C}$ |
| Humidity: | $55 \pm 15\% \text{RH}$ |
| Fluorescent Lamp: | 30W |
| Distance between the Panel & Lamp: | $\geq 50 \text{ cm}$ |
| Distance between the Panel & Eyes of the Inspector: | $\geq 30 \text{ cm}$ |
| Finger glove (or finger cover) must be worn by the inspector. | |
| Inspection table or jig must be anti-electrostatic. | |


6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E





6.3 Criteria & Acceptable Quality Level

| Partition | AQL | Definition |
|-----------|------|---|
| Major | 0.65 | Defects in Pattern Check (Display On) |
| Minor | 1.0 | Defects in Cosmetic Check (Display Off) |




6.3.1 Cosmetic Check (Display Off) in Non-Active Area

| Check Item | Classification | Criteria |
|---------------------------|----------------|--|
| Panel General Chipping | Minor | <p> $X > 6 \text{ mm}$ (Along with Edge) $Y > 1 \text{ mm}$ (Perpendicular to edge) </p>  |

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

| Check Item | Classification | Criteria |
|-----------------------------------|----------------|---|
| Panel Crack | Minor | Any crack is not allowable.  |
| Copper Exposed (Even Pin or Film) | Minor | Not Allowable by Naked Eye Inspection |
| Film or Trace Damage | Minor |  Not Allowable |
| Terminal Lead Twist | Minor |  D. TWISTED LEAD |
| Terminal Lead Broken | Minor |  A. BROKEN LEAD |
| Terminal Lead Probe Mark | Acceptable | Ok |

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

| Check Item | Classification | Criteria |
|--|----------------|--|
| Terminal Lead Bent (Not Twist or Broken) | Minor | <p>NG if any bent lead cause lead shorting.</p>  |
| | Minor | <p>NG for horizontally bent lead more than 50% of its width.</p>  |
| Glue or Contamination on Pin (Couldn't Be Removed by Alcohol) | Minor |  |
| Ink Marking on Back Side of panel (Exclude on Film) | Acceptable | Ignore for Any |



6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.








| Check Item | Classification | Criteria |
|--|----------------|--|
| Any Dirt & Scratch on Protective Film | Acceptable | Ignore for Any |
| Scratches, Fiber, Line-Shape Defect (On Polarizer) | Minor | $W \leq 0.1$ Ignore |
| | | $W \leq 0.1$ Ignore |
| | | $W > 0.1, L \leq 2$ $n \leq 1$ |
| | | $L > 2$ $n = 0$ |
| Dirt, Spot-Shape Defect (On Polarizer) | Minor | $\Phi \leq 0.1$ Ignore |
| | | $0.1 < \Phi \leq 0.25$ $n \leq 1$ |
| | | $0.25 < \Phi$ $n = 0$ |
| Dent, Bubbles, White spot (Any Transparent Spot on Polarizer) | Minor | $\Phi \leq 0.5$ → Ignore if no Influence on Display |
| | | $0.5 < \Phi$ $n = 0$ |
| Fingerprint, Flow Mark (On Polarizer) | Minor | Not allowable |

* Protective film should not be tear off when cosmetic check.


** Definition of W & L & Φ (Unit: mm): $\Phi = (a + b) / 2$



6.3.3 Pattern Check (Display On) in Active Area

| Check Item | Classification | Criteria |
|---|----------------|---|
| No Display | Major | Not allowable |
| Bright Line | Major |  |
| Missed Line | Major |   |
| Pixel Short | Major |  |
| Darker Pixel | Major |  |
| Wrong Display | Major |  |
| Un-Uniform (Luminance Variation within a Display) | Major |  |

7. Package Specifications



8. Precautions When Using These OEL Display Modules

8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display area, both of top and back sides, or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to touch these sections on carrying and assembly.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - * Water
 - * Ketone
 - * Aromatic Solvents
- 6) When installing the OEL display module, be careful not to apply twisting stress or deflection stress to the OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.
- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handling OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from Univision Technology Inc.)

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1339
 - * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

- 1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal

state can be restored. Also, there will be no problem in the reliability of the module.

- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the COF
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

CONFIDENTIAL

9. Appendixes

9.1 Software Initial Setting

