Silicon Carbide (SiC) Combo JFET – EliteSiC, Power N-Channel, H-PDSO-F8, 750 V, 5.4 mohm

UG4SC075005L8S

Description


onsemi's UG4SC075005L8S "Combo-FET" integrates both a 750 V SiC JFET and a Low Voltage Si MOSFET into a single H-PDSO-F8 package. This innovative approach allows users to create circuitry that would enable a normally-off switch while leveraging the benefits of a normally-on SiC JFET. These benefits include ultra-low on-resistance ($R_{\rm DS(on)}$) to minimize conduction losses and the exceptional robustness characteristic of a simplified JFET device structure, making it capable of handling the high-energy switching required in circuit protection applications. For switch-mode power conversion application, this device provides separate access to the JFET and MOSFET gates for improved speed control and ease of paralleling multiple devices.

Features

- Single Digit R_{DS(on)}
- Normally-off Capability
- Improved Speed Control
- Improved Parallel Device Operation (3+ FETs)
- Operating Temperature: 175 °C (Max)
- High Pulse Current Capability
- Excellent Device Robustness
- Silver-Sintered Die Attach for Excellent Thermal Resistance
- Short Circuit Rated
- This Device is Pb-Free, Halogen Free and is RoHS Compliant

Typical Applications

- Solid State / Semiconductor Circuit Breaker
- Solid State / Semiconductor Relay
- Battery Disconnects
- Surge Protection
- Inrush Current Control
- High Power Switch Mode Converters (>25 kW)



H-PDSO-F8 CASE 740AA

MARKING DIAGRAM




UG4SC075005 = Specific Device Number

= Assembly Location
Y = Year

WW = Work Week
ZZZ = Lot ID

PIN CONNECTIONS



ORDERING INFORMATION

See detailed ordering and shipping information on page 8 of this data sheet.

MAXIMUM RATINGS

Symbol	Parameter	Test Conditions	Value	Unit
V _{DS}	Drain-Source Voltage		750	V
V_{JGS}	JFET Gate (JG) to Source Voltage	DC	-30 to +3	V
		AC (Note 1)	-30 to +30	V
V _{GS}	MOSFET Gate (G) to Source Voltage	DC	-20 to + 20	V
		AC (f > 1 Hz)	-25 to + 25	V
I _D	Continuous Drain Current (Note 2)	T _C < 144 °C	120	Α
I _{DM}	Pulsed Drain Current (Note 3)	T _C = 25 °C	588	Α
E _{AS}	Single Pulsed Avalanche Energy (Note 4)	L = 15 mH, I _{AS} = 6.5 A	316	mJ
t _{SC}	Short Circuit Withstand Time	V _{DS} = 400 V, T _{J(START)} = 175 °C	5	μS
dv/dt	SiC FET dv/dt Ruggedness	V _{DS} < 500 V	100	V/ns
P _{tot}	Power Dissipation	T _C = 25 °C	1153	W
T _{J,max}	Maximum Junction Temperature		175	°C
T_J, T_{STG}	Operating and Storage Temperature		–55 to 175	°C
T _{solder}	Reflow Soldering Temperature	Reflow MSL 1	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. +30 V AC rating applies for turn-on pulses < 200 ns applied with external R_G > 1 Ω . 2. Limited by Bondwires 3. Pulse width t_p limited by T_{J,max}. 4. Starting T_J = 25 °C

THERMAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		-	0.10	0.13	°C/W

ELECTRICAL CHARACTERISTICS ($T_J = +25 \, ^{\circ}\text{C}$ and $V_{JGS} = \, 0 \, \text{V}$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
TYPICAL PERFORMANCE - STATIC						
BV_DS	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	750	_	-	V
I _{DSS}	Total Drain Leakage Current	V _{DS} = 750 V, V _{GS} = 0 V, T _J = 25 °C	-	6	130	μΑ
		$V_{DS} = 750 \text{ V}, V_{GS} = 0 \text{ V},$ $T_{J} = 175 ^{\circ}\text{C}$	-	45	_	
I _{JGSS}	Total JFET Gate Leakage Current	V _{GS} = -20 V, V _{GS} = 12 V	-	0.1	100	μΑ
I _{GSS}	Total MOSFET Gate Leakage Current	V _{GS} = -20 V / +20 V	-	6	20	μΑ
R _{DS(on)}	Drain-Source On-resistance	$V_{GS} = 15 \text{ V}, V_{JGS} = 2 \text{ V}, I_D = 80 \text{ A}, T_J = 25 ^{\circ}\text{C}$	-	5.0	_	mΩ
		$V_{GS} = 15 \text{ V}, V_{JGS} = 0 \text{ V}, I_D = 80 \text{ A}, T_J = 25 ^{\circ}\text{C}$	-	5.4	7.2	
		$V_{GS} = 15 \text{ V}, V_{JGS} = 0 \text{ V}, I_D = 80 \text{ A},$ $T_J = 125 ^{\circ}\text{C}$	-	9.3	_	
		$V_{GS} = 15 \text{ V}, V_{JGS} = 0 \text{ V}, I_D = 80 \text{ A},$ $T_J = 175 ^{\circ}\text{C}$	=	12.2	_	
V _{JG(th)}	JFET Gate Threshold Voltage	V _{DS} = 5 V, V _{GS} = 12 V, I _D = 180 mA	-8.3	-6.0	-3.7	V
V _{G(th)}	MOSFET Gate Threshold Voltage	V _{DS} = 5 V, I _D = 10 mA	4	4.7	6	V
R_{JG}	JFET Gate Resistance	f = 1 MHz, open drain	-	0.8	_	Ω
R_{G}	MOSFET Gate Resistance	f = 1 MHz, open drain	1	0.8	-	Ω

ELECTRICAL CHARACTERISTICS ($T_J = +25 \, ^{\circ}C$ and $V_{JGS} = \, 0 \, V$ unless otherwise specified) (continued)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
TYPICAL	PERFORMANCE - REVERSE DIODE	•	•	•		
I _S	Diode Continuous Forward Current (Note 1)	T _C < 144 °C	-	_	120	Α
I _{S,pulse}	Diode Pulse Current (Note 2)	T _C = 25 °C	-	_	588	Α
V _{FSD}	Forward Voltage	V _{GS} = 0 V, I _S = 50 A, T _J = 25 °C	-	1.03	1.16	V
		V _{GS} = 0 V, I _S = 50 A, T _J = 175 °C	-	1.06	-	
Q _{rr}	Reverse Recovery Charge	V _{DS} = 400 V, I _S = 80 A, V _{GS} = 0 V, V _{JGS} = 0 V,	_	377	_	nC
t _{rr}	Reverse Recovery Time	R_{JG} = 0.7 Ω , di/dt = 2400 A/ μ s, T_J = 25 °C	_	70	_	ns
Q_{rr}	Reverse Recovery Charge	V _{DS} = 400 V, I _S = 80 A, V _{GS} = 0 V, V _{JGS} = 0 V,	-	427	-	nC
t _{rr}	Reverse Recovery Time	$R_{JG} = 0.7 \Omega$, $di/dt = 2400 A/\mu s$, $T_J = 150 °C$	-	78	_	ns
TYPICAL	PERFORMANCE - DYNAMIC WITH MOSFET	GATE AS CONTROL TERMINAL AND) V _{JGS} = 0	٧		
C _{iss}	MOSFET Input Capacitance	V _{DS} = 400 V, V _{GS} = 0 V, f = 100 kHz	-	8374	_	pF
C _{oss}	Output Capacitance		-	362	_	
C _{rss}	Reverse Transfer Capacitance		-	4	-	
C _{oss(er)}	Effective Output Capacitance, Energy Related	V _{DS} = 0 V to 400 V, V _{GS} = 0 V	-	475	_	pF
C _{oss(tr)}	Effective Output Capacitance, Time Related	7	-	950	-	pF
Q_{G}	Total Gate Charge	V _{DS} = 400 V, I _D = 80 A,	-	164	_	nC
Q_{GD}	Gate-Drain Charge	V _{GS} = 0 V to 15 V	-	24	-	
Q_{GS}	Gate-Source Charge		-	46	-	
TYPICAL	PERFORMANCE - DYNAMIC WITH JFET GAT	TE AS CONTROL TERMINAL AND V_{G}	_S = +12 V			
C_{Jiss}	JFET Input Capacitance	$V_{DS} = 400 \text{ V}, V_{JGS} = -20 \text{ V},$	-	3028	-	pF
C_{Joss}	JFET Output Capacitance	f = 100 kHz	-	364	-	
C_{Jrss}	JFET Reverse Transfer Capacitance		-	360	-	
Q_JG	JFET Total Gate Charge	V _{DS} = 400 V, I _D = 80 A,	-	400	-	nC
Q_{JGD}	JFET Gate-drain Charge	$V_{JGS} = -18 \text{ V to } 0 \text{ V}$	-	270	-	
Q _{JGS}	JFET Gate-source Charge		_	60	_	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

TYPICAL PERFORMANCE DIAGRAMS - MOSFET GATE AS CONTROL TERMINAL AND VIGS = 0 V

350




Figure 1. Typical Output Characteristics at $T_J = -55$ °C, $t_p < 250~\mu s$




Figure 2. Typical Output Characteristics at $T_J = 25$ °C, $t_p < 250 \mu s$




Figure 3. Typical Output Characteristics at T_J = 175 °C, t_p < 250 μs




Figure 4. Normalized On-Resistance vs. Temperature at V_{GS} = 12 V and I_{D} = 80 A




Figure 5. Typical Drain-Source On-Resistances at V_{GS} = 12 V




Figure 6. Typical Transfer Characteristics at $V_{DS} = 5 \text{ V}$

TYPICAL PERFORMANCE DIAGRAMS - MOSFET GATE AS CONTROL TERMINAL AND V_{JGS} = 0 V (continued)




Figure 7. Threshold Voltage vs Junction Temperature at $V_{DS} = 5$ V and $I_{D} = 10$ mA




Figure 8. Typical Gate Charge at V_{DS} = 400 V and I_D = 80 A




Figure 9. 3^{rd} Quadrant Characteristics at $T_J = -55$ °C




Figure 10. 3^{rd} Quadrant Characteristics at $T_J = 25$ °C




Figure 11. 3^{rd} Quadrant Characteristics at $T_J = 175$ °C




Figure 12. Typical Stored Energy in C_{OSS} at V_{GS} = 0 V

TYPICAL PERFORMANCE DIAGRAMS - MOSFET GATE AS CONTROL TERMINAL AND V_{JGS} = 0 V (continued)




Figure 13. Typical Capacitances at f = 100 kHz and V_{GS} = 0 V




Figure 14. DC Drain Current Derating




Figure 15. Total Power Dissipation




Figure 16. Maximum Transient Thermal Impedance




Figure 17. Safe Operation Area at $T_C = 25$ °C, D = 0, Parameter t_p




Figure 18. Reverse Recovery Charge Q_{rr} vs. Junction Temperature

T_{.I}, Junction Temperature (°C)

TYPICAL PERFORMANCE DIAGRAMS - JFET GATE AS CONTROL TERMINAL AND V_{GS} = +12 V




Figure 19. Typical Output Characteristics with JFET Gate as Control at T_J = -55 °C, t_p < 250 μs





Figure 21. Typical Output Characteristics with JFET Gate as Control at T_J = 175 °C, $t_p < 250~\mu s$



V_{DS}, Drain-Source Voltage (V)

Figure 23. Typical JFET Capacitances at f = 100 kHz and V_{JGS} = -20 V




Figure 20. Typical Output Characteristics with JFET Gate as Control at T_J = 25 °C, t_p < 250 μs




Figure 22. Typical JFET Gate Charge at V_{DS} = 400 V and I_{D} = 80 A

ORDERING INFORMATION


Part Number	Marking	Package	Shipping [†]
UG4SC075005L8S	UG4SC075005	H-PDSO-F8 (Pb-Free, Halogen Free)	2,000 / Tape and Reel

[†] For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

REVISION HISTORY

Revision	Description of Changes	Date
В	Acquired the original Qorvo JFET Division Data Sheet and updated the main document title to comply with onsemi standards for SiC products.	1/15/2025
2	Converted the Data Sheet to onsemi format.	5/26/2025





H-PDSO-F8 9.90x10.38x2.30, 1.20P

CASE 740AA ISSUE B


(A1)


DATE 24 JUN 2025


D1


(K)


В











Note:

- 1. Dimensioning and tolerancing as per ASME Y14.5 2018
- 2. Controlling dimension: millimeters
- 3. Dimensions does not include Burrs and Mold Flashes


TO-LL					
SYMBOL		Value			
3 I MIDOL	Min	Nom	Max		
Α	2.15	2.30	2.45		
A1		1.80 REF			
b	0.65	0.80	0.90		
b1	9.65	9.80	9.95		
b3	1.10	1.20	1.30		
С	0.40	0.50	0.60		
D	10.18	10.38	10.58		
D1	10.88	11.08	11.28		
D2	3.15	3.30	3.45		
D4	4.40	4.55	4.70		
Е	9.70	9.90	10.10		
E1	7.95	8.10	8.25		
E2	0.60	0.70	0.80		
е		1.20 BSC			
Н	11.48	11.68	11.88		
H1	6.80	6.95	7.10		
i		0.10 REF			
j1		0.46 REF			
j2		0.20 REF			
K		2.80 REF			
L	1.40	1.90	2.10		
L1	0.50	0.70	0.90		
L2	0.48	0.60	0.72		
L3 Q	0.30	0.70	0.80		
Q		6.80 REF			
R	3.00	3.10	3.20		
θ		10°			

DOCUMENT NUMBER:	98AON26704H	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	H-PDSO-F8 9.90x10.38x2.30, 1.20P		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

DATE 24 JUN 2025

RECOMMENDED PCB LAND PATTERN



NOTE: LAND PATTERN AND THROUGH HOLE DIMENSIONS SERVE ONLY AS AN INITIAL GUIDE. END-USER PCB DESIGN RULES AND TOLERANCES SHOULD ALWAYS PREVAIL.

		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	H-PDSO-F8 9.90x10.38x2.30, 1.20P		PAGE 2 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales