














DATASHEET

UJ4C075060L8S



Part Number	Package	Marking
UJ4C075060L8S	MO-229	UJ4C075060







Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, TOLL, 750V, 58 mohm

Rev. D, January 2025

Description

The UJ4C075060L8S is a 750V, $58m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows use of off-the-shelf gate drivers hence requiring minimal re-design when replacing Si IGBTs, Si superjunction devices or SiC MOSFETs. Available in the space-saving MO-229 package which enables automated assembly, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 58mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 70nC
- ◆ Low body diode V_{FSD}: 1.31V
- Low gate charge: Q_G = 37.8nC
- Threshold voltage V_{G(th)}: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- MO-229 package for faster switching, clean gate waveforms

Typical applications

- Line rectification and active-bridge rectification circuits in AC/DC front-ends
- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating













Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		750	V
Gate-source voltage	V_{GS}	DC	-20 to +20	V
Gate-source voitage	V GS	AC (f > 1Hz)	-25 to +25	V
Continuous drain current ¹		T _C = 25°C	27.8	Α
Continuous drain current	I _D	T _C = 100°C	20.6	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	82	Α
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =1.8A	24.3	mJ
SiC FET dv/dt ruggedness	dv/dt	V _{DS} ≤ 500V	200	V/ns
Power dissipation	P _{tot}	T _C = 25°C	155	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 1	260	°C

- 1. Limited by T_{J,max}
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25$ °C

Thermal Characteristics

Parameter	Symbol	Test Conditions		Value		Units
	Symbol	Test Conditions	Min	Тур	Max	Offits
Thermal resistance, junction-to-case	$R_{ heta$ JC			0.75	0.97	°C/W













Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Parameter	Symbol	Test Conditions	Conditions		Value		
rai ametei	Зуппол	rest Conditions	Min	Тур	Max	Units	
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	750			V	
		V _{DS} =750V,		0.7	40		
Total drain leakage current	la	$V_{GS}=0V, T_J=25$ °C		0.7	40	μΑ	
Total drain leakage current	I _{DSS}	V _{DS} =750V,		4.5		μΛ	
		V _{GS} =0V, T _J =175°C		15			
Total cata lackage assument		V _{DS} =0V, T _J =25°C,	4.7	00			
Total gate leakage current	I _{GSS}	V _{GS} =-20V / +20V		4.7	20	μΑ	
		V_{GS} =12V, I_{D} =20A,		58	74		
	R _{DS(on)}	T _J =25°C		36	/4		
		V _{GS} =12V, I _D =20A,		407			
Drain-source on-resistance		T _J =125°C		106		mΩ	
		V _{GS} =12V, I _D =20A,		4.47			
		T _J =175°C		147			
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_{D} =10mA	4	4.8	6	V	
Gate resistance	R_{G}	f=1MHz, open drain		4.5		Ω	

Typical Performance - Reverse Diode

Parameter	Symbol Test Conditions	Tost Conditions	Value			Units
Parameter		rest Conditions	Min	Тур	Max	Offics
Diode continuous forward current ¹	I _S	T _C =25°C			27.8	Α
Diode pulse current ²	$I_{S,pulse}$	T _C =25°C			82	Α
Famuurd valta aa	V	V _{GS} =0V, I _S =10A, T _J =25°C		1.31	1.75	V
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =10A, T _J =175°C		1.8		V
Reverse recovery charge	Q _{rr}	V_{DS} =400V, I_{S} =20A, V_{GS} =0V, R_{G} =33 Ω ,		66		nC
Reverse recovery time	t _{rr}	di/dt=1400A/μs, Τ _J =25°C		16		ns
Reverse recovery charge	Q_{rr}	V_{DS} =400V, I_{S} =20A, V_{GS} =0V, R_{G} =33 Ω ,		77		nC
Reverse recovery time	t _{rr}	di/dt=1400A/μs, Τ _J =150°C		19		ns













Typical Performance - Dynamic

D	6 1 1	T + C 131	Value			11-26-	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Input capacitance	C _{iss}	- V _{DS} =400V, V _{GS} =0V		1420			
Output capacitance	C _{oss}	f=100kHz		41		pF	
Reverse transfer capacitance	C _{rss}	I-100KHZ		2.7			
Effective output capacitance, energy related	C _{oss(er)}	V_{DS} =0V to 400V, V_{GS} =0V		50		pF	
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 400V, V _{GS} =0V		94		pF	
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		4		μЈ	
Total gate charge	Q_G	V_{DS} =400V, I_{D} =20A, V_{GS} = 0V to 15V		37.8			
Gate-drain charge	Q_{GD}			8		nC	
Gate-source charge	Q_{GS}			11.8			
Turn-on delay time	t _{d(on)}	Note 4, $V_{DS}=400V, I_{D}=20A, Gate$ Driver =0V to +15V, $Turn-on R_{GEXT}=1\Omega,$		10		- ns	
Rise time	t _r			27			
Turn-off delay time	t _{d(off)}			96			
Fall time	t _f	Turn-off $R_{G,EXT}$ =33 Ω		11			
Turn-on energy	E _{ON}	Inductive Load, - FWD: same device with		165			
Turn-off energy	E _{OFF}	$V_{GS} = 0V, R_G = 33\Omega,$		42		μJ	
Total switching energy	E _{TOTAL}	T _J =25°C		207			
Turn-on delay time	t _{d(on)}	Note 4,		10			
Rise time	t _r	V _{DS} =400V, I _D =20A, Gate Driver =0V to +15V,		30		ns	
Turn-off delay time	$t_{d(off)}$	Turn-on $R_{G,EXT} = 1\Omega$,		100		ns	
Fall time	t _f	Turn-off $R_{G,EXT}$ =33 Ω		12			
Turn-on energy	E _{ON}	Inductive Load,		181			
Turn-off energy	E _{OFF}	FWD: same device with $V_{GS} = 0V$, $R_G = 33\Omega$, $T_J = 150$ °C		47		μJ	
Total switching energy	E _{TOTAL}			228			

^{4.} Measured with the half-bridge mode switching test circuit in Figure 23.













Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions		Value		Units
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Turn-on delay time	t _{d(on)}	Notes 5 and 6,		12		
Rise time	t _r	V _{DS} =400V, I _D =20A, Gate		31		
Turn-off delay time	t _{d(off)}	Driver =0V to +15V, Turn-on $R_{G,EXT} = 1\Omega$,		42		ns
Fall time	t _f	Turn-off $R_{G,EXT} = 152$, Turn-off $R_{G,EXT} = 5\Omega$,		9		
Turn-on energy including R _S energy	E _{ON}	inductive Load,		183		
Turn-off energy including R _S energy	E _{OFF}	FWD: same device with		22		
Total switching energy	E _{TOTAL}	V_{GS} = 0V and R_{G} = 5 Ω , RC snubber: R_{S} =10 Ω and C_{S} =100pF, T_{J} =25°C		205		μЈ
Snubber R _S energy during turn-on	E _{RS_ON}			0.95		
Snubber R_S energy during turn-off	E _{RS_OFF}			1.41		
Turn-on delay time	t _{d(on)}	Notes 5 and 6,		12		
Rise time	t _r	V _{DS} =400V, I _D =20A, Gate		34		ns
Turn-off delay time	t _{d(off)}	Driver =0V to +15V, Turn-on $R_{G,EXT} = 1\Omega$,		47		115
Fall time	t _f	Turn-off $R_{G,EXT} = 152$,		10		
Turn-on energy including R_{S} energy	E _{ON}	inductive Load,		207		
Turn-off energy including R _S energy	E _{OFF}	FWD: same device with V_{GS} = 0V and R_{G} = 5 Ω , RC snubber: R_{S} =10 Ω and C_{S} =100pF,		25		
Total switching energy	E _{TOTAL}			232		μЈ
Snubber R _S energy during turn-on	E _{RS_ON}			0.91		
Snubber R _s energy during turn-off	E _{RS_OFF}	T _J =150°C		1.42		

^{5.} Measured with the chopper mode switching test circuit in Figure 24.

^{6.} In this table, the switching energies (turn-on energy, turn-off energy and total energy) presented include the device RC snubber energy losses.













Typical Performance Diagrams




Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s




Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s




Figure 2. Typical output characteristics at $T_J = 25$ °C, tp < 250 μ s




Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_{D} = 20A

















30 Tj = -55°C 25 Tj = 25°C **-** Tj = 175°C Drain Current, I_D (A) 20 15 10 5 0 0 3 9 1 2 5 10 Gate-Source Voltage, V_{GS} (V)

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at $V_{DS} = 5V$






Figure 7. Threshold voltage vs. junction temperature at $I_D = 20A$ V_{DS} = 5V and I_{D} = 10mA

















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C

Figure 10. 3rd quadrant characteristics at T_J = 25°C






Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C

Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$

8
















30 25 20 15 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_c (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = ΩV

Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 19. Clamped inductive switching energy $\,$ vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature at V_{DS} = 400V




Figure 20. Clamped inductive switching turn-off energy vs. $R_{G,EXT\ OFF}$
















Figure 21. Clamped inductive switching turn-off energy vs. $R_{G,\text{EXT_ON}}$




Figure 22. Clamped inductive switching energy vs. junction temperature at V_{DS} = 400V and I_{D} = 20A




Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_{BS} = 2.5 Ω , C_{BS} =100nF) is used to reduce the power loop high frequency oscillations.




Figure 24. Schematic of the half-bridge mode switching test circuit with device RC snubbers (R_s = 100 Ω , C_s = 100pF) and a bus RC snubber (R_{BS} = 2.5Ω , C_{BS} =100nF).














Package Outlines



TO-LL				
		Value		
SYMBOL	Min	Nom	Max	
Α	2.15	2.30	2.45	
A1		1.80 REF		
b	0.70	0.80	0.90	
b1	9.65	9.80	9.95	
b3	1.10	1.20	1.30	
c	0.40	0.50	0.60	
D	10.18	10.38	10.58	
D1	10.98	11.08	11.18	
D2	3.15	3.30	3.45	
D4	4.40	4.55	4.70	
E	9.70	9.90	10.10	
E1	7.95	8.10	8.25	
E2	0.60	0.70	0.80	
e		1.20 BSC		
Н	11.48	11.68	11.88	
H1	6.80	6.95	7.10	
i		0.10 REF		
j1		0.46 REF		
j2		0.20 REF		
K		2.80 REF		
L	1.40	1.90	2.10	
L1	0.50	0.70	0.90	
L2	0.48	0.60	0.72	
L3	0.30	0.70	0.80	
Q		6.80 REF		
R	3.00	3.10	3.20	
θ		10°		

Pin Designations

2 : Source Kelvin 3-8 : Source

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see https://www.qorvo.com/design-hub.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in E(ON). Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at https://www.qorvo.com/design-hub.














Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



TOLL PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION	Page 1 of 4
DS_TOLL	Rev B

PACKAGE OUTLINE



TO-LL					
SYMBOL	Value				
	Min	Max			
Α	2.15	2.45			
Al	1.80	REF			
b	0.65	0.90			
bl	9.65	9.95			
b3	1.10	1.30			
С	0.40	0.60			
D	10.18	10.58			
DI	10.88	11.28			
D2	3.15	3.45			
D4	4.40	4.70			
Е	9.70	10.10			
E1	7.95	8.25			
E2	0.80				
е	1.20 BSC				
Н	11.48	11.88			
HI	6.80	7.10			
i	0.10	REF			
jl	0.46	REF			
j2	0.20	REF			
K	2.80	REF			
L	1.40	2.10			
Ll	0.50	0.90			
L2	0.48	0.72			
L3	0.30	0.80			
Q	6.80	REF			
R	3.00	3 20			


Note:

- 1. All dimensions in millimeters
- 2. Dimensions does not include Burrs and Mold Flashes



TOLL PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION	Page 2 of 4
DS_TOLL	Rev B

PART MARKING




Template: FOR-000530 Rev G




TOLL PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION	Page 3 of 4
DS_TOLL	Rev B

PACKING TYPE

Carrier Tape



Reel



All dimensions in millimeters Quantity per Reel: 2000 units



DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

REVISION HISTORY

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
Α	10/13/2023	Initial Production Release	Glenn Galang
В	01/31/2024	Corrected device orientation inside carrier tape pocket (Page 3)	Glenn Galang

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales