
















UJ4SC075011B7S



Part Number	Package	Marking
UJ4SC075011B7S	D ² PAK-7L	UJ4SC075011B7S







Silicon Carbide (SiC) Cascode JFET -EliteSiC, Power N-Channel, D2PAK-7L, 750V, 11 mohm

Rev. B, January 2025

Description

The UJ4SC075011B7S is a 750V, $11m\Omega$ G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

Features

- On-resistance R_{DS(on)}: 11mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q_{rr} = 274nC
- Low body diode V_{FSD}: 1.1V
- Low gate charge: Q_G =75nC
- ◆ Threshold voltage V_{G(th)}: 4.5V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- D²PAK-7L package for faster switching, clean gate waveforms

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating















Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V_{DS}		750	V
Cata assuras valtass	V	DC	-20 to +20	V
Gate-source voltage	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	-25 to +25	V	
Continuous drain current ¹	ı	T _C = 25°C	104	Α
Continuous drain current	I _D	T _C = 100°C	75	Α
Pulsed drain current ²	I _{DM}	T _C = 25°C	300	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} = 4.5A	151	mJ
SiC FET dv/dt ruggedness	dv/dt	$V_{DS} \le 500V$	100	V/ns
Power dissipation	P _{tot}	T _C = 25°C	357	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	T_J, T_{STG}		-55 to 175	°C
Reflow soldering temperature	T_{solder}	reflow MSL 1	245	°C

- 1. Limited by $T_{J,max}$
- 2. Pulse width t_p limited by $T_{J,max}$
- 3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Darameter	Symbol Test Conditions	Value			Limita	
Parameter		rest Conditions	Min	Тур	Max	- Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.33	0.42	°C/W
















Typical Performance - Static

Parameter	Symbol	Test Conditions	Value			Units
rai ailletei	Зуппоп	Test Conditions	Min	Тур	Max	Offics
Drain-source breakdown voltage	BV _{DS}	V_{GS} =0V, I_D =1mA	750			V
Tatal duain lackage grunnant		V _{DS} =750V, V _{GS} =0V, T _J =25°C		3.5	60	^
Total drain leakage current	I _{DSS}	V _{DS} =750V, V _{GS} =0V, T _J =175°C		45		μΑ
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V		2	±20	μА
Drain-source on-resistance	R _{DS(on)}	V_{GS} =12V, I_{D} =60A, T_{J} =25°C		11	14.2	
		V _{GS} =12V, I _D =60A, T _J =125°C		18.4		mΩ
		V_{GS} =12V, I_{D} =60A, T_{J} =175°C		24.2		
Gate threshold voltage	$V_{G(th)}$	V_{DS} =5V, I_{D} =10mA	3.5	4.5	5.5	V
Gate resistance	R_{G}	f=1MHz, open drain		2.3		Ω

Typical Performance - Reverse Diode

Parameter	Symbol Test Conditions	Value			Units	
Par ameter	Syllibol	Test Conditions	Min	Тур	Max	UTILS
Diode continuous forward current ¹	I _S	T _C < 35°C			104	Α
Diode pulse current ²	I _{S,pulse}	T _C =25°C			300	А
Forward voltage	V_{FSD}	V _{GS} =0V, I _F =30A, T _J =25°C		1.1	1.24	V
- Orward voltage	▼ FSD	V _{GS} =0V, I _F =30A, T _J =175°C		1.2		•
Reverse recovery charge	Q _{rr}	V_R =400V, I_F =60A, V_{GS} =0V, R_{G_EXT} =30 Ω di/dt=2500A/ μ s, T_J =25°C V_R =400V, I_F =60A, V_{GS} =0V, R_{G_EXT} =30 Ω		274		nC
Reverse recovery time	t _{rr}			18.5		ns
Reverse recovery charge	Q _{rr}			290		nC
Reverse recovery time	t _{rr}	di/dt=2500A/μs, Τ _J =150°C		20		ns













Typical Performance - Dynamic

Danasatan	Complete I	Test Condition		Value		Unite	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Input capacitance	C_{iss}	V _{DS} =400V, V _{GS} =0V		3245			
Output capacitance	C_{oss}	f=100kHz		178		pF	
Reverse transfer capacitance	C_{rss}			1.2			
Effective output capacitance, energy related	$C_{oss(er)}$	V _{DS} =0V to 400V, V _{GS} =0V		225		pF	
Effective output capacitance, time related	C _{oss(tr)}	V_{DS} =0V to 400V, V_{GS} =0V		470		pF	
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		18		μЈ	
Total gate charge	Q_{G}	V _{DS} =400V, I _D =60A,		75			
Gate-drain charge	Q_{GD}	$V_{DS} = -0V \text{ to } 15V$		13		nC	
Gate-source charge	Q_{GS}	VGS 0V to 13V		22			
Turn-on delay time	$t_{d(on)}$	Notes 4 and 5, $V_{DS}=400V, I_{D}=60A, Gate$ $Driver = 0V to +15V,$ $Turn-on R_{G,EXT}=1\Omega,$ $Turn-off R_{G,EXT}=5\Omega,$ inductive Load, FWD:		17.6			
Rise time	t_r			22.4		ns	
Turn-off delay time	$t_{d(off)}$			65			
Fall time	t _f			12.8			
Turn-on energy including R _S energy	E _{ON}			173		μ	
Turn-off energy including R _S energy	E _{OFF}	same device with $V_{GS} = 0V$		132			
Total switching energy	E _{TOTAL}	and $R_G = 5\Omega$, RC snubber:		305			
Snubber R _S energy during turn-on	E _{RS_ON}	$R_s=5\Omega$ and $C_s=440$ pF, $T_1=25$ °C		11			
Snubber R _S energy during turn-off	E _{RS_OFF}			37			
Turn-on delay time	t _{d(on)}			18			
Rise time	t _r	Notes 4 and 5,		25		ns	
Turn-off delay time	t _{d(off)}	$\begin{array}{c} V_{DS}\text{=}400\text{V}, I_{D}\text{=}60\text{A}, \text{Gate} \\ Driver =\text{OV to +}15\text{V}, \\ Turn\text{-}on R_{G,EXT}\text{=}1\Omega, \\ Turn\text{-}off R_{G,EXT}\text{=}5\Omega, \\ \text{inductive Load, FWD: same} \\ \text{device with } V_{GS}\text{=}0\text{V} \text{ and} \\ \end{array}$		68			
Fall time	t _f			13.6		1	
Turn-on energy including R _S energy	E _{ON}			203			
Turn-off energy including R _S energy	E _{OFF}			145		_ _ _ μJ	
Total switching energy	E _{TOTAL}	$R_G = 5\Omega$, RC snubber:		348			
Snubber R _S energy during turn-on	E _{RS_ON}	$R_S=5\Omega$ and $C_S=440$ pF, $T_I=150$ °C		11		1	
Snubber R _S energy during turn-off	E _{RS_OFF}	1j-150 C		37		1	

^{4.} Measured with the switching test circuit in Figure 26.

^{5.} In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.

















Typical Performance Diagrams



200 150 Drain Current, I_D (A) Vgs = 15V 100 Vgs = 8V Vgs = 7.5V - Vgs = 7V 50 **-** Vgs = 6.5V Vgs = 6V 0 10 0 1 2 5 Drain-Source Voltage, $V_{DS}(V)$

Figure 1. Typical output characteristics at $T_J = -55$ °C, tp < 250 μ s

Figure 2. Typical output characteristics at $T_J = 25$ °C, $tp < 250\mu s$






Figure 3. Typical output characteristics at T_J = 175°C, tp < 250 μ s

Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 60A

















•Tj = -55°C Tj = 25°C Tj = 175°C Drain Current, I_D (A) Gate-Source Voltage, $V_{GS}(V)$

Figure 5. Typical drain-source on-resistances at V_{GS} = 12V

Figure 6. Typical transfer characteristics at V_{DS} = 5V






Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA

Figure 8. Typical gate charge at $I_D = 60A$
















Figure 9. 3rd quadrant characteristics at $T_J = -55$ °C




Figure 10. 3rd quadrant characteristics at T_J = 25°C




Figure 11. 3rd quadrant characteristics at $T_J = 175$ °C




Figure 12. Typical stored energy in C_{OSS} at $V_{GS} = 0V$
















120 100 100 80 40 20 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T_c (°C)

Figure 13. Typical capacitances at f = 100kHz and V_{GS} = 0V

Figure 14. DC drain current derating




Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at T_C = 25°C, D = 0, Parameter t_p




Figure 19. Clamped inductive switching energy vs. drain current at V_{DS} = 400V and T_J = 25°C




Figure 18. Reverse recovery charge Qrr vs. junction temperature




Figure 20. RC snubber energy loss vs. drain current at $V_{DS} = 400V$ and $T_J = 25$ °C

















50 V_{GS} = 0V/15V, Device RC snubber: C_S = 440pF, R_S = 5 Ω , 40 FWD: same device with $V_{GS} = 0V$ Snubber R_s Energy (µJ) 30 Rs_Eon Rs_Eoff 20 10 0 10 20 30 40 50 0 External R_G , $R_{G,EXT}(\Omega)$

Figure 21. Clamped inductive switching energy vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 60A, and T_J = 25°C

Figure 22. RC snubber energy losses vs. $R_{G,EXT}$ at V_{DS} = 400V, I_D = 60A, and T_J = 25°C






Figure 23. Clamped inductive switching energy vs. Snubber Capacitance Cs at V_{DS} = 400V, I_{D} = 60A, and T_{J} = 25°C

Figure 24. RC snubber energy loss vs. Snubber Capacitance Cs at V_{DS} = 400V, I_D = 60A, and T_J = 25°C



















Figure 25. Clamped inductive switching energies vs. junction temperature T_J at V_{DS} = 400V, and I_D = 60A

Figure 26. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber (R_{BS} = 1Ω , C_{BS} =100nF) is used to reduce the power loop high frequency oscillations.













Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode. Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com


Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, MARKING, TAPE AND REEL SPECIFICATION	PART	Page 1 of 4
DS TO 263 71		Rev D

PACKAGE OUTLINE



	7L-D2PAK				
SYM	М	М	IN	CH	
31141	Min	Max	Min	Max	
Α	4.30	4.56	.169	.180	
A1	0.00	0.25	.000	.010	
A2	2.45	2.75	.096	.108	
b	0.50	0.70	.020	.028	
b1	0.50	-	.020	-	
С	0.40	0.60	.016	.024	
c1	0.40		.016		
c2	1.20	1.40	.047	.055	
D	8.93	9.23	.352	.363	
D1	4.65	4.95	.183	.195	
D2	7.90	8.10	.311	.319	
e	1.27	BSC	.050 BSC		
E	10.08	10.28	.397	.405	
E1	6.82	7.62	.269	.300	
E2	6.50	8.60	.256	.339	
E3	3.50	3.70	.138	.146	
Н	15.00	16.00	.591	.630	
H1	6.68	6.88	.263	.271	
H3	7.31	REF.	.287	REF	
L	1.90	2.50	.075	.098	
L1	0.98	1.42	.039	.056	
L3	0.25	BSC	.0098	BSC	
L4	5.22	REF	.205	REF	
ØP1	0.65	0.85	.026	.033	
ØP2	1.40	1.60	.055	.063	


Notes:

- 1. GENERAL TOLERANCE: ±0.1 unless otherwise specified
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. PACKAGE BODY SIDES EXCLUDE MOLD FLASH AND GATE BURRS.
- 4. DIMENSION LIS MEASURED IN GAUGE LINE.
- 5. CONVERTED INCH DIMENSIONS ARE NOT NECESSARILY EXACT.
- 6. DIMENSION c1 AND b1 APPLIES TO BASE METAL ONLY



TO263-7L (D2PAK-7L) PACKAGE OUTLINE, PART MARKING, TAPE AND REEL SPECIFICATION	Page 2 of 4
DS_TO_263_7L	Rev D

PART MARKING



Template: FOR-000530 Rev G



TO263-7L	(D2PAK-7L)	PACKAGE	OUTLINE,	PART
MARKING,	TAPE AND RE	EL SPECIFIC	ATION	

TO 000 7


Page **3** of **4**

Rev D

DS_TO_263_7L


PACKING TYPE

Carrier Tape



Ext	erior	size	
	W1	16.9±0.1	
Spec	W2	1.3±0.1	
'	W3	1.0±0.1	
	W1	17.2±0.1	(1)
Spec 2	W2	1.8±0.1	(b)
	W3	0.85±0.1	0

Reel



All dimensions in millimeters Anti-Static Tape and Rell (T&R) Quantity per Reel: 800 units



DISCLAIMER

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein, or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regards to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, lifesaving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.

REVISION HISTORY

Revision	Create Date (mm/dd/yyyy)	Description of Change	Initiator of Change
С	11/06/2023	Updated to Qorvo template Updated Package outline drawing based latest drawing revision	Glenn Galang
D	05/21/2024	Added illustration of device orientation on carrier tape (page 3)	Glenn Galang

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales