




### 750V-18m $\Omega$ SiC FET

Rev. A, January 2022

#### DATASHEET

# UJ4SC075018B7S



Part NumberPackageMarkingUJ4SC075018B7SD²PAK-7LUJ4SC075018B7S



#### Description

The UJ4SC075018B7S is a 750V,  $18m\Omega$  G4 SiC FET. It is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D<sup>2</sup>PAK-7L package, this device exhibits ultra-low gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads and any application requiring standard gate drive.

#### Features

- On-resistance R<sub>DS(on)</sub>: 18mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 125nC
- Low body diode V<sub>FSD</sub>: 1.14V
- Low gate charge: Q<sub>G</sub> = 37.8nC
- Threshold voltage V<sub>G(th)</sub>: 4.8V (typ) allowing 0 to 15V drive
- Low intrinsic capacitance
- ESD protected, HBM class 2
- D<sup>2</sup>PAK-7L package for faster switching, clean gate waveforms

#### Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





#### Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V <sub>DS</sub>		750	V
	V	DC	-20 to +20	V
Gate-source voltage	V <sub>GS</sub>	AC (f > 1Hz)	-25 to +25	V
<b>a</b>	1	T <sub>C</sub> = 25°C	72	А
Continuous drain current <sup>1</sup>	Ι <sub>D</sub>	T <sub>C</sub> = 100°C	52	А
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	208	А
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =3.6A	97.2	mJ
SiC FET dv/dt Ruggedness	$dv/dt_{rug}$	$V_{DS} \le 500V$	200	V/ns
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	259	W
Maximum junction temperature	T <sub>J,max</sub>		175	°C
Operating and storage temperature	Tj, T <sub>STG</sub>		-55 to 175	°C
Reflow soldering temperature	$T_{solder}$	reflow MSL 1	245	°C

1. Limited by  $T_{\mbox{\tiny J,max}}$ 

2. Pulse width  $t_p$  limited by  $T_{J,max}$ 

3. Starting  $T_J = 25^{\circ}C$ 

#### **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Units
			Min	Тур	Max	Offics
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.45	0.58	°C/W



#### Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

#### **Typical Performance - Static**

Parameter	Symbol	Test Conditions	Value			11.20
			Min	Тур	Max	Units
Drain-source breakdown voltage	BV <sub>DS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1mA	750			V
Total drain leakage current		V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C		1.3	45	- μΑ
	I <sub>DSS</sub>	V <sub>DS</sub> =750V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		20		
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		4.7	±20	μA
Drain-source on-resistance		V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =25°C		18	23	
	R <sub>DS(on)</sub>	V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =125°C		29		mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =50A, T <sub>J</sub> =175°C		37		
Gate threshold voltage	V <sub>G(th)</sub>	$V_{DS}$ =5V, $I_{D}$ =10mA	4	4.8	6	V
Gate resistance	R <sub>G</sub>	f=1MHz, open drain		4.5		Ω

#### Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		- Units		
			Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	ls	T <sub>C</sub> =25°C			72	А
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			208	А
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =25°C		1.14	1.46	V
		V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =175°C		1.35		v
Reverse recovery charge	Q <sub>rr</sub>	V <sub>DS</sub> =400V, I <sub>S</sub> =50A, V <sub>GS</sub> =-0V, R <sub>G_EXT</sub> =50Ω		125		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1400A/μs, Τ <sub>J</sub> =25°C		12.5		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_{DS}$ =400V, I <sub>S</sub> =50A, V <sub>GS</sub> =-0V, R <sub>G_EXT</sub> =50 $\Omega$		128		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=1400A/µs, T_j=150°C		14.4		ns





#### Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			- Units
			Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	- V <sub>DS</sub> =400V, V <sub>GS</sub> =0V -		1414		
Output capacitance	C <sub>oss</sub>	$v_{DS} = 400 \text{ v},  \text{v}_{GS} = 0 \text{ v}$ = f=100kHz		118		pF
Reverse transfer capacitance	C <sub>rss</sub>	1-100KHZ		2		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		150		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		280		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		12		μJ
Total gate charge	$Q_{G}$	$V_{DS} = 400V, I_D = 50A,$ $V_{GS} = 0V \text{ to } 15V$		37.8		
Gate-drain charge	$Q_{GD}$			8		nC
Gate-source charge	$Q_{GS}$			11.8		
Turn-on delay time	t <sub>d(on)</sub>	Note 4, $V_{DS}$ =400V, $I_D$ =50A, Gate Driver = 0V to +15V, Turn-on $R_{GEXT}$ =1 $\Omega$ ,		13		
Rise time	t <sub>r</sub>			23		
Turn-off delay time	$t_{d(off)}$			136		ns
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT}$ =50 $\Omega$		17.6		
Turn-on energy	E <sub>ON</sub>	Inductive Load, FWD: same device with		209		
Turn-off energy	E <sub>OFF</sub>	$V_{GS} = 0V, R_G = 50\Omega,$		212		μJ
Total switching energy	E <sub>TOTAL</sub>	TJ=25°C		421		
Turn-on delay time	t <sub>d(on)</sub>	Note 4,		10.5		
Rise time	t <sub>r</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A,		26		]
Turn-off delay time	$t_{d(off)}$	Gate Driver = 0V to +15V, Turn-on $R_{G,EXT}$ =1 $\Omega$ ,		146		ns
Fall time	t <sub>f</sub>	Turn-off $R_{G,EXT}$ =50 $\Omega$		20		1
Turn-on energy	E <sub>ON</sub>	Inductive Load, FWD: same device with $V_{GS} = 0V, R_G = 50\Omega,$ $T_J=150^{\circ}C$		245		
Turn-off energy	E <sub>OFF</sub>			248		μJ
Total switching energy	E <sub>TOTAL</sub>			493		1

4. Measured with the half-bridge mode switching test circuit in Figure 23.





#### Typical Performance - Dynamic (continued)

Parameter	Symbol	Test Conditions	Value			– Units
			Min	Тур	Max	Units
Turn-on delay time	t <sub>d(on)</sub>			19		
Rise time	t <sub>r</sub>	Note 5 and 6,		27		
Turn-off delay time	t <sub>d(off)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A, Gate Driver =0V to +15V.		41.6		- ns
Fall time	t <sub>f</sub>	$R_{G,EXT} = 1\Omega$ , inductive Load,		10.4		
Turn-on energy including $R_S$ energy	E <sub>ON</sub>	FWD: same device with V <sub>GS</sub> = 0V and R <sub>G</sub> = 1 $\Omega$ , RC snubber: R <sub>S</sub> =10 $\Omega$ and C <sub>S</sub> =300pF, T <sub>J</sub> =25°C		169		
Turn-off energy including R <sub>s</sub> energy	E <sub>OFF</sub>			149		 μJ
Total switching energy	E <sub>TOTAL</sub>			318		
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>			5		
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>			8.5		1
Turn-on delay time	t <sub>d(on)</sub>			17		
Rise time	t <sub>r</sub>	Note 5 and 6,		29		
Turn-off delay time	t <sub>d(off)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =50A, Gate		41		ns
Fall time	t <sub>f</sub>	$- \frac{\text{Driver =0V to +15V,}}{\text{R}_{G,EXT}=1\Omega, \text{ inductive Load,}}$		9		
Turn-on energy including R <sub>s</sub> energy	E <sub>ON</sub>	FWD: same device with $V_{GS}$ = 0V and $R_G = 1\Omega$ , RC snubber: $R_S=10\Omega$ and $C_S=300pF$ , $T_J=150^{\circ}C$		198		
Turn-off energy including R <sub>s</sub> energy	E <sub>OFF</sub>			153		
Total switching energy	E <sub>TOTAL</sub>			351		μJ
Snubber R <sub>s</sub> energy during turn-on	E <sub>RS_ON</sub>			5		
Snubber R <sub>s</sub> energy during turn-off	E <sub>RS_OFF</sub>			7		1

5. Measured with the switching test circuit in Figure 24.

6. In this datasheet, all the switching energies (turn-on energy, turn-off energy and total energy) presented in the tables and Figures include the device RC snubber energy losses.



#### Typical Performance Diagrams




Figure 1. Typical output characteristics at T<sub>J</sub> = - 55°C, tp < 250 $\mu$ s




Figure 2. Typical output characteristics at  $T_J = 25^{\circ}C$ , tp < 250 $\mu$ s




Figure 3. Typical output characteristics at T<sub>J</sub> =  $175^{\circ}$ C, tp <  $250\mu$ s




Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 50A





Figure 5. Typical drain-source on-resistances at  $V_{GS}$  = 12V



Spice Models

Contact

Learn

More

Buy Online

FET-Jet

Calculato

Ħ

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V




Figure 7. Threshold voltage vs. junction temperature at  $V_{\text{DS}}$  = 5V and  $I_{\text{D}}$  = 10mA




Figure 8. Typical gate charge at  $I_D = 50A$ 




Figure 9. 3rd quadrant characteristics at  $T_J = -55^{\circ}C$ 





Figure 11. 3rd quadrant characteristics at T<sub>J</sub> = 175°C



Spice Models

Contact

Learn

More

Buy Online

FET-Jet

Calculato

Ħ

Figure 10. 3rd quadrant characteristics at  $T_J = 25^{\circ}C$ 




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS}$  = 0V





Figure 13. Typical capacitances at f = 100kHz and V<sub>GS</sub> = 0V



Spice

Models

Contact

Learn

More

Buy Online

FET-Jet

Calculato

Figure 14. DC drain current derating




Figure 15. Total power dissipation




Figure 16. Maximum transient thermal impedance





Figure 17. Safe operation area at  $T_{\rm C}$  = 25°C, D = 0, Parameter  $t_{\rm p}$ 



Spice

Models

Contact

Learn

More

Buy Online

FET-Jet

Calculato

.....

Figure 18. Reverse recovery charge Qrr vs. junction temperature at Vds = 400V




Figure 19. Clamped inductive switching energy vs. drain current at  $V_{DS}$  = 400V and  $T_J$  = 25°C




Figure 20. Clamped inductive switching turn-on energy vs.  $R_{G,EXT_ON}$ 







Figure 21. Clamped inductive switching turn-off energy vs.  $R_{G,\text{EXT\_OFF}}$ 



Contact

Sales

Learn

More

Figure 22. Clamped inductive switching energy vs. junction temperature at  $V_{DS}$  =400V and  $I_D$  = 50A




Figure 23. Schematic of the half-bridge mode switching test circuit. Note, a bus RC snubber ( $R_{BS} = 2.5\Omega$ ,  $C_{BS}=100$ nF) is used to reduce the power loop high frequency oscillations.




Figure 24.Schematic of the half-bridge mode switching test circuit with device RC snubbers (Rs =10 $\Omega$ , Cs = 300pF) and a bus RC snubber (R<sub>BS</sub> = 2.5 $\Omega$ , C<sub>BS</sub>=100nF).





#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{DS(on)}$ ), output capacitance ( $C_{oss}$ ), gate charge ( $Q_G$ ), and reverse recovery charge ( $Q_{rr}$ ) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small  $R_{(G)}$ , or gate resistor, provides better EMI suppression with higher efficiency compared to using a high  $R_{(G)}$  value. There is no extra gate delay time when using the snubber circuitry, and a small  $R_{(G)}$  will better control both the turn-off  $V_{(DS)}$  peak spike and ringing duration, while a high  $R_{(G)}$  will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high  $R_{(G)}$ , while greatly reducing  $E_{(OFF)}$  from mid-to-full load range with only a small increase in  $E_{(ON)}$ . Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com

#### Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.