

# UM23256/UM23256A

## 32K × 8 NMOS ROM



#### **Features**

- EPROM pin compatible
- 32,768 x 8 bit organization
- Single +5 volt supply
- Access time—200/300/450ns (max)
- Totally static operation
- Completely TTL compatible
- 28 Pin JEDEC approved pinout

- UM23256A automatic power down (CE)
  - output enable function (OE)
- UM23256 non power down version
  - two programmable chip selects (CS)
- Three state outputs for wire-OR expansion
- EPROMs accepted as program data input

#### **General Description**


The UM23256 and UM23256A high performance Read Only Memories are organized 32,768 words by 8 bits with access times from 200 ns to 450 ns. The ROMs are designed to be compatible with all microprocessor and similar applications where high performance, large bit storage and simple interfacing are important design considerations. Both ROMs conform to the JEDEC approved pinout for 28 pin 256K ROMs.

The UM23256 offers the simplest operation (no power down.) Its two programmable chip selects allow up to four 256K ROMs to be OR-tied without external decoding.

The UM23256A offers an automatic power down feature.

Power down is controlled by the Chip Enable ( $\overline{CE}$ ) input. When  $\overline{CE}$  goes high, the device will automatically power down and remain in a low power stand-by mode as long as  $\overline{CE}$  remains high. This unique feature provides system level power savings as much as 90%. An additional feature of the UM23256A is the Output Enable ( $\overline{OE}$ ) function. This eliminates bus contention in multiple bus microprocessor systems.

Both the UM23256 and UM23256A are pin compatible with EPROMs thus eliminating the need to redesign printed circuit boards for volume mask programmed ROMs after prototyping with EPROMs.





#### Absolute Maximum Ratings\*

Temperature Under Bias $\dots -10^{\circ}$ C to $85^{\circ}$ C
Storage Temperature
Voltage on Any Pin with Respect to Ground
Power Dissipation

#### \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated on the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### D. C. Characteristics

 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = +5V \pm 10\%)$ 

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
VoH	Output HIGH Level	2.4		V <sub>CC</sub>	V	$I_{OH} = -1.0 \text{ mA}$
VOL	Output LOW Level			0.4	V	I <sub>OL</sub> = 3.2 mA
V <sub>IH</sub>	Input HIGH Level	2.0		Vcc	V	
V <sub>IL</sub>	Input LOW Level	-3.0		0.8	V	
V <sub>LI</sub>	Input Leakage Current			10	μΑ	$V_{IN} = 0V \text{ to } V_{CC}$
I <sub>LO</sub>	Output Leakage Current			10	μΑ	$V_{OUT} = 0V \text{ to } V_{CC}$
1 <sub>CC</sub>	Operating Supply Current			100	mA	Note 1
I <sub>SB</sub>	Standby Supply Current			10	mA	Note 2
los	Output Short Circuit Current			90	mA	Note 3

#### Capacitance

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$ 

Symbol	Parameter	Min.	Max.	Unit	Conditions	
Cı	Input Capacitance		5	pf	V <sub>IN</sub> = 0V	
C <sub>O</sub> .	Output Capacitance		5	· pf	V <sub>OUT</sub> = 0V	

Note: This parameter is periodically sampled and is not 100% tested.

#### A. C. Characteristics

 $(T_{\Delta} = 0^{\circ} \text{C to} + 70^{\circ} \text{C}, V_{CC} = +5 \text{V} \pm 10\%) \text{ (Note 7)}$ 

Symbol	Parameter	23256-2 23256A-2		23256-1 23256A-1		23256 23256A		Unit	Conditions
		Min.	Max.	Min.	Max.	Min.	Max.	1	
tcyc	Cycle Time	200		300		450		ns	
t <sub>AA</sub>	Address Access Time		200		300		450	ns	
t <sub>OH</sub>	Output Hold After Address Change	10		10		10		ns	
<sup>†</sup> ACE	Chip Enable Access Time		200		300		450	ns	Note 4
† <sub>ACS</sub>	Chip Select Access Time		85		100		150	ns	
t <sub>AOE</sub>	Output Enable Access Time		85		100		150	ns	Note 4
t <sub>LZ</sub>	Ouput LOW Z Delay	10		10		10		ns	Note 5
t <sub>HZ</sub>	Output HIGH Z Delay		85		100		150	ns	Note 6
t <sub>PU</sub>	Power Up Time	0		0		0		ns	Note 4
t <sub>PD</sub>	Power Down Time		100		120		150	ns	Note 4


- Measured with device selected and outputs unloaded.
   Applies to "A" versions only and measured with CE = 2.0V.
- 3. For a duration not to exceed one second with V<sub>OUT</sub> = 0V.
  4. Applies to "A" versions (power down) only.

- 5. Output low impedance delay  $(t_{LZ})$  is measured from  $\overline{CE}$  and  $\overline{OE}$  going low and CS going active, whichever occurs last. 6. Output high impedance delay  $(t_{HZ})$  is measured from either  $\overline{CE}$  or  $\overline{OE}$  going high or CS going inactive, whichever occurs
- 7. A minimum 0.5 ms time delay is required after application of V<sub>CC</sub> (+5V) before proper device operation is achieved.




#### **Timing Diagrams**


Propagation Delay from Address ( $\overline{CE} = \overline{OE} = LOW$ ,  $CS/\overline{CS} = Active$ )




Propagation Delay from Chip Enable, Chip Select (Address Valid)



#### A.C. Testing Input, Output Waveform



### A.C. Testing Load Circuit



#### **Ordering Information**

Part Number	Access Time	Operating Current	Standby Current	Package Type
UM23256	450 ns	100 mA	N.A.	Plastic
UM23256-1	300 ns	100 mA	N.A.	Plastic
UM23256-2	200 ns	100 mA	N.A.	Plastic
UM23256A	450 ns	100 mA	10 mA	Plastic
UM23256A-1	300 ns	100 mA	10 mA	Plastic
UM23256A-2	200 ns	100 mA	10 mA	Plastic