

UM4501

512×9 Bit CMOS Parallel FIFO



Features

- First-in, first-out dual port memory
- 512 x 9 organization, 28-pin DIP Pin and functionally equivalent to MOSTEK MK4501
- Asynchronous and simultaneous read/write
- Empty and full warning flags
- Auto retransmit capability
- Multiple device expansion modes
- TTL-compatible interface
- Very low CMOS power consumption: Typical power consumption: 50 mW

General Description

The UM4501 is a dual port FIFO memory which implements first-in, first-out sequential storage of 512 nine-bit data words. The device supports asynchronous read and write operations. Full and empty flags are provided to prevent data overflow and underflow. Expansion control signals allow the FIFO to be easily cascaded, allowing multiple word widths and depths (i.e. 1024 x 9, 512) x 18, etc.).

The dual port RAM array is addressed internally using

FIFO Architecture

The dual port memory within the FIFO allows independent and asynchronous operation of both inputs and outputs. The dual port RAM array is addressed internally using two ring counter pointers. The write pointer addresses the location where data is to be written next, and the read pointer addresses the location to be read next. Simultaneous read and write are supported. Comparators sense empty and full conditions, and control logic prevents memory overflow and underflow.

This high performance architecture eliminates costly


Average operating current: Maximum standby current: 100 µA

- High performance architecture: High throughput dual port RAM architecture eliminates 1-2µsec fall-through delays of shift register type FIFOs
 - 10-28 MHz Operation: 35 100 ns access times
- 2µ CMOS double metal technology Electrostatic discharge tolerance to 2000V. Latch-up protection to 100 mA

ring counter pointers. The Write pointer addresses the location where data is to be written next, and the Read pointer addresses the location to be read next.

This high performance architecture reduces costly fallthrough delays associated with shift register FIFOs. The worst-case fallthrough delay associated with this dual port RAM FIFO is the time required to update the pointers (35 - 100 ns), not the time required for data to propagate through the full depth of a shift register array (1-2µsec).

fallthrough delays associated with shift register FIFOs. A word written to an initially empty shift register array must shift through the entire word depth before it is available for reading. As word depth increases, the number of clock cycles consumed shifting makes worst-case fallthrough delay a significant factor (1-2 µsec). The worstcase fallthrough delay in ring counter FIFOs represents the time required to update the pointers (35 - 100 ns), not the time required for data to propagate through the full depth of the shift register array.





Absolute Maximum Ratings*

Terminal Voltage with Respect to GND
-0.5 to + 7.0 V
Operating Temperature
Storage Temperature
Power Dissipation
DC Output Current

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

DC Electrical Characteristics

 $(V_{CC} = 5V \pm 10\%, T_{\Delta} = 0 - 70^{\circ}C)$

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
1	Input Leakage Current (Any Input)	-1		1	μΑ	1
11L 1	Output Leakage Current	-10	-	10	μΑ	2
V _{OH}	Output Logic "1" Voltage I _{OUT} = -2mA	2.4		T	V	-
V _{OL}	Output Logic "0" Voltage I _{OUT} = 4mA	-	-	0.4	V	_
CC1	Average V _{CC} Power Supply Current	_	T	40	mA	3
I _{CC2}	Average Standby Current (R = W = RST = FL/RT = V _{IH})	_	-	7	mA	3
I _{CC3}	Power Down Current (All Inputs = V _{CC} - 0.2V)	_		500	μΑ	3


Notes:

- Measurements with 0.4 ≤ V_{IN} ≤ V_{OUT}.
- 2. R > V_{IH}, 0.4 < V_{OUT} < V_{CC}.
 3. I_{CC} measurements are made with outputs open.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.
V _{CC}	Supply Voltage	4.5V	5.0V	5.5V
GND	Ground	0V	0V	0∨
V _{IH}	High Voltage, All Inputs	2.0V	_	
V _{IL}	Low Voltage, All Inputs		_	0.8V*

^{*1.5}V undershoots are allowed for 10 ns, once per cycle.



^{*}Includes jig and scope capacitances.

Figure 1.

FIFO Applications

Acting as temporary storage buffers, FIFOs allow datarate matching between asynchronously timed data buses. Thus, data from an input device can load a FIFO at a different rate than the output device takes data from the FIFO:

FIFOs provide circuit savings and reduce system overhead by not requiring addresses for memory access. Because FIFOs do not utilize address and chip select inputs, they have been called "zero address RAMs".

FIFOs applications include data transfer rate matching between microprocessors and peripherals such as printers, disk drives, and streaming tape units. FIFOs are well suited in local-area network and communication protocol controller applications. They are also used to send and receive data to and from both D/A and A/D converters in digital signal processing applications. FIFOs are also used to decouple input data bursts from memories in high speed graphics processors, eliminating synchronization circuits.



AC Electrical Characteristics

 $(V_{CC} = 5V \pm 10\%, T_A = 0 - 70^{\circ}C, Timings referenced as in AC Test Conditions)$

Symbol	Parameters	UM45	01/35	UM45	01/50	UM45	01/65	UM45	01/80	UM45	01/120		Ī
Cymbol	r an anneter s	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	Notes
† _{RC}	Read Cyle Time	45	-	65	-	80	 	100	 	140		ns	
t _A	Access Time	_	35	_	50	_	65	_	80	_	120	ns	_
tar	Read Recovery Time	10	-	15	_	15	1 =	20	† <u>-</u>	20	 	ns	_
t _{RPW}	Read Pulse Width	35	_	50	-	65	-	80	_	120	<u> </u>	ns	1
t _{RLZ}	Read Pulse Low to Data Bus at Low Z	5	-	10	_	10	-	10	_	10	_	ns	2
twLZ	Write Pulse High to Data Bus at Low Z	10	-	15		15	-	20	-	20	_	ns	2
t _{DV}	Data Valid from Read Pulse High	5	-	5	-	- 5	 	5	-	5	_	ns	_
^t ŘHZ	Read Pulse High to Data Bus at High Z		20	_	30	-	30	_	30	-	35	ns	2
twc	Write Cycle Time	45	_	65		80	- 1	100		140	_	ns	
twpw	Write Pulse Width	35	_	50		65	_	80	T	120		ns	1
twa	Write Recovery Time	10	- 1	15	_	15	_	20	_	20		ns	_ <u>·</u>
t _{DS}	Data Setup Time	18	_	30		30	_	40	_	40		ns	
t _{DH}	Data Hold Time	2		5	_	10		10	_	10	_	ns	
t _{RSC}	Reset Cycle Time	45	_	65	_	80		100	_	140		ns	
t _{RS}	Reset Pulse Width	35		50		65	_	80	_	120	_	ns	1
tRSR	Reset Recovery Time	10	-	15		15	_	20	_	20		ns	
t _{RTC}	Retransmit Cycle Time	45	_	65	_	80	_	100		140	_	ns	
t _{RT}	Retransmit Pulse Width	35	- 1	50	_	65		80	_	120	_	ns	1
tRTR	Retransmit Recovery Time	10	_	15	_	15	-	20		20		ns	
t _{EFL}	Reset to Empty Flag Low	_	45		65	-	80		100		140	ns	
tREF	Read Low to Empty Flag Low	-	30	_	45	_	60	_	70	_	110	ns	
tRFF	Read High to Full Flag High	_	30		45	_	60		70		110	ns	
TweF	Write High to Empty Flag High	_	30	_	45		60		70		110	ns	
twFF	Write Low to Full Flag Low	- 1	30	_	45		60		70		110	ns	

Notes:

AC Test Conditions

	Input Pulse Levels	GND to 3.0V
	Input Rise and Fall Times	5ns
	Input Timing Reference Levels	1.5V
	Output Reference Levels	1.5V
	Output Load	See Figure 1
1		

Capacitance

Symbol	Item	Conditions	Maximum	Notes
C _{IN}	Input Capacitance	V _{IN} = 0V	7 pF	3
C _{OUT}	Output Capacitance	V _{OUT} = 0V	12 pF	2.3

Notes:

- 1. This parameter is sampled and not 100% tested.
- 2. With output deselected.
- 3. Characterized values, not currently tested.

^{1.} Pulse widths less than minimum value are not allowed.

^{2.} Values guaranteed by design, not currently tested.



SIGNAL DESCRIPTIONS

Data Inputs

Data IN (D0 - D8)

These data inputs accept nine-bit data words for sequential storage in the FIFO during the Write cycle.

Control Signals and Flags

Reset (RS)

This active-low control line input resets both the internal Read and Write pointers to their initial state (the first word location). An \overline{RS} signal is required after power-up, before a Write operation can occur. Both the READ ENABLE (\overline{R}) and the WRITE ENABLE (W) must be in the inactive high state during RESET.

Read Enable (R)

The falling edge of the READ ENABLE (\overline{R}) signal initiates a Read cycle, as long as the EMPTY FLAG (\overline{EF}) is not set. Data words are accessed on a first-in, first-out basis. Current read addresses are generated internally by ring counter logic, Read cycle timing is listed in "AC Electrical Characteristics", and is shown in Figure 3.

Read operations are independent of Write operations. After the read cycle, READ ENABLE (\overline{R}) goes inactive-high, causing the Data Outputs (DO - D8) to go into high impedence (high-Z) state until the next Read operation.

When all of the data has been read from the FIFO, the EMPTY FLAG (EF) goes active-low, and subsequent Read operations are inhibited. The flag is cleared upon completion of a valid write operation (after Twef).

Write Enable (W)

The falling edge of the active-low WRITE ENABLE (\overline{W}) signal initiates a Write cycle, as long as the FULL FLAG (\overline{FF}) is not set. Data words are stored in the RAM array sequentially. Current write addresses are generated internally by ring counter logic. Write operations are independent of Read operations.

To be valid, data being written to the FIFO must meet setup and hold time requirements with respect to the rising edge of the WRITE ENABLE (\overline{W}) signal. Write Cycle timing is listed in "AC Electrical Characteristics", and shown in Figure 4.

When the word capacity of the FIFO has been reached, the FULL FLAG (FF) goes active-low to prevent data overflow. The FULL FLAG (FF) is cleared upon the completion of a valid Read operation (after Trff).

Expansion In (XI)

This input pin serves two purposes. When grounded, it

indicates that the FIFO is being operated in Single Device Mode (see Operating Modes).

In Multiple Device Mode, it is connected to the EXPAN-SION OUT (XO) line of the previous device when the FIFO is configured in Depth Expansion or Daisy Chain Mode.

Expansion Out (XO)

The EXPANSION OUT signal provides a pulse to the next device in the Daisy Chain when the last world location has been reached in order to access the next FIFO.

Firstload/Retransmit (FL/RT)

The output pin serves two purposes. In Single Device Mode, the pin serves as the RETRANSMIT ENABLE (RT) signal. In Multiple Device Mode (see Operating Modes), the pin is the FIRST LOAD (FL) pin.

When this line is pulsed active-low in Single Device Mode, a Retransmit operation is enabled. Retransmit resets the internal Read pointer to the first location, but does not affect the write pointer. READ ENABLE (\$\overline{R}\$) and WRITE ENABLE (\$\overline{W}\$) must be inactive (high) during Retransmit. RETRANSMIT ENABLE (\$\overline{RT}\$) is generally used when less than 512 writes are performed between resets. This feature can not be used in Multiple Device Mode.

When used in Multiple Device Mode, the FIRST LOAD (FL) pin on the first FIFO in the Daisy Chain to be loaded with data is grounded (see Operating Modes). The remaining FL pins in the Daisy Chain are tied to $V_{\rm CC}$.

Full Flag (FF)

When the word capacity of the FIFO has been reached, the FULL FLAG (FF) goes active-low when the Write pointer is one word location from the Read pointer, to prevent data overflow. The signal inhibits Write operations and is cleared when a valid Read operation completes (after Trff). Both the FULL FLAG (FF) and the EMPTY FLAG (FF) may be used as clock-enables to control asynchronous timing.

Empty Flag (EF)


When all of the data has been read from the device, the EMPTY FLAG (EF) goes active-low (when the Read pointer is one word location from the Write pointer). The EMPTY FLAG (EF) inhibits Read operations by causing the Data Outputs to go into high-Z state. It is cleared when a valid Write operation completes (after Twef).


Data Outputs


Data Outputs (Q0 - Q8)


These nine lines are the data-word output. These lines are in high-Z state whenever READ (R) is inactive.

























Operating Modes

Single Device Mode

When one UM4501 is used standalone in Single Device Mode, the Expansion In $\{\overline{XI}\}$ control input pin must be grounded. See Figure 10.

Width Expansion Mode

Word width may be expanded by connecting the corresponding control input signals of multiple devices together. The EMPTY FLAG and FULL FLAG (EE and FF) can be detected by any particular device. Figure 11 shows an 18-bit wide configuration using two devices. They may be configured to any word width in this manner.




Figure 10. Single Device Mode



Depth Expansion (Daisy Chain) Mode

Word depths may be expanded in multiples of 512 words by Daisy Chaining the devices together as follows:

- 1. The FIRST LOAD (FL) control signal of the first device must be grounded. This FIFO represents word 1-512.
- 2. All other devices in the Daisy Chain must have the FIRST LOAD (FL) control signal tied to V_{CC}, in the inactive-high state.
- 3. The EXPANSION OUT (XO) pin of each device must be connected to the EXPANSION IN (XI) pin of the next device as shown in Figure 13.
- 4. External logic is required to generate a common FULL FLAG (FF) and EMPTY FLAG (EF) signal by ORing all of the FFs together and ORing all of the EFs together.


5. The RETRANSMIT (RT) function is not available in Daisy Chain Mode.

Bidirectional Mode

Data buffering between two systems can be achieved by pairing two FIFO arrays as shown in Figure 12. This allows each system to READ and WRITE shared data. The FULL FLAG (FF) must be monitored on the FIFO where WRITE ENABLE (W) is used, and the EMPTY FLAG (EF) must be monitored on the FIFO where READ ENABLE (R) is used. Both Width Expansion and Depth Expansion Modes may be used in combination with Bidirectional Mode.

Compound Expansion Mode

Both Width Expansion Mode and Depth Expansion (Daisy Chain) Mode can be used together to configure a large FIFO array (See Figure 11 and 13).



Flag detection is accomplished by monitoring the FF and EF, on device used in the Width Expension Mode. Do not connect output control signals together.

Figure 11. Width Expansion Mode





Figure 12. Bidirectional FIFO Mode





Truth Tables

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

Table 1. Reset and Retransmit

Mode		Inputs		Interna	Outputs		
	RS	RT	XI	Read Pointer	Write Pointer	ĒĒ	FF
Reset	0	Х	0	Location Zero	Location Zero	0	1
Retransmit	1	0	0	Location Zero	Unchanged	X	×
Read/Write	1	1	0	Increment(1)	Increment ⁽¹⁾	×	×

DEPTH EXPANSION/COMPOUND EXPANSION MODE

Table 2. Reset and Firstload

Mode		Inputs		Interne	Outputs		
	RS	FL	प्रा	Read Pointer	Write Pointer	ĒF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	X	x		

Note:
1. Pointer will increment if flag is high.

Notes:

1. $\overline{X1}$ is connected to $\overline{X0}$ of previous device. See Figure 13.

RS = Reset Input. FL/RT = First Load/Retransmit. EF = Empty Flag Output. FF = Full Flag Output. $\overline{X1}$ = Expansion Input.



Ordering Information

Part Number	Access Time	Package*
UM4501-120P	120ns	Plastic
UM4501- 80P	80ns	Plastic
UM4501- 50P	50ns	Plastic
UM4501- 35P	35ns	Plastic

^{*}CERDIP, PLCC packaging are available on customer request.