

# **UM6114**

# $1K \times 4$ CMOS SRAM

#### Features

- High speed—45/55/70/90 ns (max.)
- Low power dissipation: 50mW (Typ.) operating 5µW (Typ.) standby
- Single 5V power supply

- Fully static operation
- All inputs and outputs directly TTL compatible
- Three state outputs
- Data retention supply voltage: 2.0–5.5V

#### **General Description**

The UM6114 is a 4,096 bit high speed and low power static random access memory organized as 1,024 words by 4 bits using CMOS technology, and operates from a single 5-volt supply.

The UM6114 is compatible with the industry produced NMOS 2148 type 4K RAM, yet offers a more than 90% reduction in power of their NMOS equivalents.

The UM6114 is a fully CMOS RAM, therefore it is suited

for use in low power applications where battery operation and battery back up for nonvolatility are required.

The UM6114 is guaranteed for data retention at a power supply as low as 2 volts. The UM6114 is directly TTL compatible in all inputs and outputs.

The UM6114 is offered in both standard 18 pin plastic and cerdip packages, 0.3 inches in width.





## Absolute Maximum Ratings\*

Supply Voltage V <sub>CC</sub> -V <sub>SS</sub>
Input (Output Voltage Applied Vue - 0.3V to Vec +0.3V
Input/Output voltage Applied VI/O =0.3V to VCC 10.3V
Temp Under Blas T <sub>BIAS</sub> Ceramic55°C to 125°C
Temp Under Blas T <sub>BIAS</sub> Plastic10°C to 85°C
Storage Temperature T <sub>STG</sub> Ceramic65°C to +150°C
Storage Temperature T <sub>STG</sub> Plastic40°C to +125°C
Power Dissipation PT 1.0W
DC Output Current I <sub>OUT</sub>

## \*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	5V ± 10%

## Pin Names

A <sub>0</sub> -A <sub>9</sub>	ADDRESS
1/01-1/04	DATA INPUT/OUTPUT
CE	CHIP ENABLE INPUT
R/W	READ WRITE CONTROL INPUT
V <sub>CC</sub> /V <sub>SS</sub>	POWER SUPPLY TERMINALS

## **Recommended Operating Conditions**

Symbol	Parameter	Min.	Тур.	Max.	Units
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
Vss	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	3.5	V <sub>CC</sub> +0.3	V
VIL	Input Low Voltage	3		+0.8	V
C <sub>1</sub>	Output Load	_		30	pF
TTL	Output Load	_	-	1	-

## D.C. Electrical Characteristics over the operating range

		Parameter Test Conditions	6114-3		6114-2		6114-1			6114					
Symbol	Parameter		Min.	Тур.*	Max.	Min.	Typ.*	Max.	Min.	Typ.*	Max.	Min.	Typ.*	Max.	Units
1 <sub>11</sub>	Input Leakage Current	$V_{CC} = 5.5V$ , $V_{IN} = GND$ to $V_{CC}$	-	-	±10	-	-	±10	-	-	±10	-		±10	μΑ
'LO	Output Leakage Current	<del>CE</del> = V <sub>IH</sub> V <sub>I/O</sub> = GND to V <sub>CC</sub>	_	_	±10	-	-	±10	-	.—	±10	-	-	±10	μA
Icc	One and in a Day of	$\overline{CE} = V_{1L}, I_{1/O} = 0mA$	-	15	30		15	30	-	15	30	-	20	40	mΑ
ICC1	Supply Current	V <sub>IH</sub> = 3.5V, V <sub>IL</sub> = 0.6V I <sub>1/O</sub> = 0mA	-	10	-	-	10	-	-	10	-	-	10	-	mA
I <sub>CC2</sub>	Dynamic Operating Current	Min. Duty Cycle =100%	-	-	50		-	50	-		50	-	_	50	mA
ISB		CE = VIH	-	5	10	-	5	10	-	5	10	-	5	10	mΑ
I <sub>SB1</sub>	Standby Power Current	$ \overline{CE} \ge V_{CC} - 0.2V, \\ V_{IN} \ge V_{CC} - 0.2V \text{ or} \\ V_{IN} \le 0.2V $	_	1	20	-	1	20	-	1	20	-	1	200	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.4 mA		-	0.4	-	-	0.4	-	<i>–</i>	. 0.4	-	-	0.4	V
∨он	Output High Voltage	I <sub>OH</sub> = -1.0mA	2.4	<u> </u>	_	2.4		-	2.4	-	-	2.4	-	-	V

2–29

 $V_{CC} = 5V, T_A = 25^{\circ}C$ 



## **Truth Table**

Mode	CE	R/W	I/O Operation
Standby	н	×	High Z
Read	L	н	D <sub>OUT</sub>
Write	L	L	D <sub>IN</sub>

Capacitance\*  $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz})$ 

Symbol	Parameter	Parameter Conditions		Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =0V	8	рF
C <sub>I/O</sub>	Input/Output Capacitance	V <sub>I/O</sub> =0V	10	рF

\* This parameter is periodically sampled and not 100% tested.

## A.C. Test Conditions

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns .
Input and Output	
Timing Reference Levels	1.5∨
Output Load	1 TTL Gate and $C_L = 30pF$
	(Including scope and jig)

## A.C. Electrical Characteristics over the operating range

Symbol	Paramatar	611	4-3	6114-2		6114-1		6114		Unit
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE									
t <sub>RC</sub>	Read Cycle Time	45		55	_	70	-	90	-	ns
t <sub>AA</sub>	Address Access Time	-	45	-	55	-	70	-	90	ns
t <sub>ACS</sub>	Chip Enable Access Time		45	-	55	-	70		90	ns
t <sub>CLZ</sub>	Chip Enable to Output in Low Z	5		5	_	5		5	-	ns
t <sub>CHZ</sub>	Chip Enable to Output in High Z	0	30	0	30	0	35	0	40	ns
t <sub>OHZ</sub>	Output Disable to Output in High Z	0	25	0	30	0	35	0	40	ns
t <sub>он</sub>	Output Hold from Address Change	5	_	5	-	5		5	-	ns
WRITE CY	YCLE									
twc	Write Cycle Time	45	-	55		70		90		ns
t <sub>CW</sub>	Chip Enable to End of Write	40	-	40	-	45	-	55		ns
t <sub>AW</sub>	Address Valid to End of Write	40		50	-	60	_	80	-	ns
t <sub>AS</sub>	Address Set-up Time	5	—	5	-	10	-	10	—	ns
t <sub>WP</sub>	Write Pulse Width	40		45	-	45		55	-	ns
t <sub>WR</sub>	Write Recovery Time	5	-	5	-	5	_	5 .		ns
t <sub>WHZ</sub>	Write to Output in High Z	0	25	0	25	0	40	0	50	ns
t <sub>DW</sub>	Data to Write Time Overlap	25		25	_	30		30	-	ns
t <sub>DH</sub>	Data Hold from Write Time	5		5	_	5	-	5	_	ns
t <sub>OW</sub>	Output Active from End of Write	0	_ `	0	-	0	<del>) -</del>	0	-	ns



## Timing Waveforms of Read Cycle No. 1<sup>(1)</sup>



## READ CYCLE 2(1,2,)



## READ CYCLE 3(1,3)



Notes:

- 1. R/W is High for Read Cycle.
- 2. Device is continuously selected,  $\overline{CE} = V_{1L}$ .
- 3. Address valid prior to or coincident with CE transition low.
- 4. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

## Timing Waveforms of Write Cycle 1<sup>(1)</sup>





UM6114

## WRITE CYCLE 2(1)



#### Notes:

- 1.  $R\overline{W}$  must be high during all address transitions.
- 2. A write occurs during the overlap (twp) of a low  $\overline{CE}$  and a low  $\overline{R/W}$ .
- 3. tWR is measured form the earlier of CE or R/W going high to the end of write cycle.
- 4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the output must not be applied.
- 5. If the CE low transition occures simultaneously with the R/W low transitions or after the R/W transition, outputs remain in a high impedance state.
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If CE is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

#### Data Retention Characteristics over the operating temperature range

Symbol	Parameter	Test Conditions	Min.	Тур. <sup>(1)</sup>	Max.	Units
Vdr	V <sub>CC</sub> for Retention Data	$\overline{CE} = V_{CC}$	2.0	-	-	V
ICCDR	Data Retention Current	V <sub>IN</sub> = OV or V <sub>CC</sub>	-	2	20	μA
tCDR	Chip Deselect to Data Retention Time	$V_{CC} = 2.0V, \overline{CE} = V_{CC}$	0			ns
t <sub>R</sub>	Operation Recovery Time	$V_{IN} = OV \text{ or } V_{CC}$	t <sub>RC</sub> (2)	—		ns

1.  $V_{CC} = 2V$ ,  $T_A = +25^{\circ}C$ 2.  $I_{RC} = \text{Read Cycle Time}$ 

## Timing Waveform Low V<sub>CC</sub> Data Retention Waveform



#### **Ordering Information**

Part Number	Access Time (Max.)	Operating Current (Max.)	Standby Current (Max.)	Package Type
UM6114	90 ns	30 mA	10 mA	Plastic
UM6114-1	70 ns	30 mA	10 mA	Plastic
UM6114-2	55 ns	30 mA	10 mA	Plastic
UM6114-3	45 ns	40 mA	10 mA	Plastic
UM6114J	90 ns	30 mA	10 mA	CERDIP
UM6114J-1	70 ns	30 mA	10 mA	CERDIP
UM6114J-2	55 ns	30 mA	10 mA	CERDIP
UM6114J-3	45 ns	40 mA	10 mA	CERDIP