


16K × 1 High Speed CMOS SRAM
Features

- High-speed — 35/45/55/70 ns
- Low power dissipation
150mW (Typ.) operating
100μW (Typ.) stand by
- Single 5V power supply
- Fully static operation
- All inputs and outputs directly TTL compatible
- Three state outputs
- Data retention supply voltage: 2.0 — 5.5V

General Description

The UMC UM6167 is a 16,384 bit static random access memory organized as 16,384 words by 1 bit and operates from a single 5 volt supply. It is built with UMC's high

performance twin tub CMOS process. Inputs and three-state outputs are TTL compatible. The UM6167 is moulded in a standard 20-pin, 300 mil DIP.



Absolute Maximum Ratings*

Terminal Voltage with Respect to

| | |
|--|-----------------|
| GND, V_T | -0.5V to +7.0V |
| Operating Temperature, T_{OPR} | 0°C to +70°C |
| Temperature Under Bias, T_{BLAS} | -55°C to +125°C |
| Storage Temperature, T_{STC} | -65°C to +150°C |
| Power Dissipation, P_T | 1.0W |
| DC Output Current, I_{OUT} | 20mA |

***Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. Characteristics

 ($T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

| Symbol | Parameter | Test Conditions | UM6167 | | | UM6167L | | | Units |
|------------|-----------------------------------|--|--------|------|------|---------|-------|------|---------------|
| | | | Min. | Typ. | Max. | Min. | Typ. | Max. | |
| $ I_{LI} $ | Input Leakage Current | $V_{CC} = 5.5V, V_{IN} = 0V$ to V_{CC} | - | - | 2 | - | - | 2 | μA |
| $ I_{LO} $ | Output Leakage Current | $\overline{CS} = V_{IH}, V_{OUT} = 0V$ to V_{CC} | - | - | 2 | - | - | 2 | μA |
| I_{CC1} | Operating Power Supply Current | $\overline{CS} = V_{IL}$, Output Open | - | 30 | 60 | - | 25 | 50 | mA |
| I_{CC2} | Dynamic Operating Current | Min. Duty Cycle = 100% | - | 30 | 60 | - | 25 | 50 | mA |
| I_{SB} | Standby Power Supply Current | $\overline{CS} \geq V_{IH}$ | - | 5 | 20 | - | 5 | 20 | mA |
| I_{SB1} | Full Standby Power Supply Current | $\overline{CS} \geq V_{CC} = -0.2V$ $V_{IN} \geq V_{CC} = -0.2V$ or $\leq 0.2V$ | - | 0.02 | 2 | - | 0.002 | 0.05 | mA |
| V_{IL} | Input Low Voltage | | -0.5 | - | 0.8 | -0.5 | - | 0.8 | V |
| V_{IH} | Input High Voltage | | 2.2 | - | 6.0 | 2.2 | - | 6.0 | V |
| V_{OL} | Output Low Voltage | $I_{OL} = 8\text{mA}$ | - | - | 0.4 | - | - | 0.4 | V |
| V_{OH} | Output High Voltage | $I_{OH} = -4\text{mA}$ | 2.4 | - | - | 2.4 | - | - | V |

Capacitance

 ($T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

| Symbol | Item | Conditions | Max. | Unit |
|-----------|--------------------|----------------|------|------|
| C_{IN} | Input Capacitance | $V_{IN} = 0V$ | 5 | pF |
| C_{OUT} | Output Capacitance | $V_{OUT} = 0V$ | 6 | pF |

Truth Table

| Mode | CS | WE | Output | Power |
|---------|----|----|-----------|---------|
| Standby | H | X | High Z | Standby |
| Read | L | H | D_{OUT} | Active |
| Write | L | L | High Z | Active |

Note: This parameter is sampled and not 100% tested.


SRAM



A.C. Characteristics
 $(T_A = 0^\circ\text{C to } +70^\circ\text{C}, V_{CC} = 5\text{V} \pm 10\%)$
READ CYCLE

| Symbol | Parameter | UM6167 | | UM6167-1 | | UM6167-2 | | UM6167-3 | | Unit |
|-----------|--------------------------------------|--------|------|----------|------|----------|------|----------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{RC} | Read Cycle Time | 70 | — | 55 | — | 45 | — | 35 | — | ns |
| t_{AA} | Address Access Time | — | 70 | — | 55 | — | 45 | — | 35 | ns |
| t_{ACE} | Chip Enable Access Time | — | 70 | — | 55 | — | 45 | — | 35 | ns |
| t_{OH} | Output Hold from Address Change | 5 | — | 5 | — | 5 | — | 5 | — | ns |
| t_{LZ} | Chip Selection to Output in Low Z | 5 | — | 5 | — | 5 | — | 5 | — | ns |
| t_{HZ} | Chip Deselection to Output in High Z | 0 | 35 | 0 | 30 | 0 | 30 | 0 | 25 | ns |
| t_{PU} | Chip Selection to Power Up Time | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t_{PD} | Chip Deselection to Power Down Time | — | 40 | — | 35 | — | 35 | — | 25 | ns |


WRITE CYCLE

| Symbol | Parameter | UM6167 | | UM6167-1 | | UM6167-2 | | UM6167-3 | | Unit |
|----------|-----------------------------------|--------|------|----------|------|----------|------|----------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{WC} | Write Cycle Time | 70 | — | 55 | — | 45 | — | 35 | — | ns |
| t_{CW} | Chip Enabled to End of Write | 55 | — | 45 | — | 40 | — | 35 | — | ns |
| t_{AW} | Address Valid to End of Write | 55 | — | 45 | — | 40 | — | 35 | — | ns |
| t_{AS} | Address Set-up Time | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t_{WP} | Write Pulse Width | 40 | — | 35 | — | 30 | — | 25 | — | ns |
| t_{WR} | Write Recovery Time | 0 | — | 0 | — | 0 | — | 0 | — | ns |
| t_{DW} | Date Valid to End of Write | 25 | — | 25 | — | 20 | — | 17 | — | ns |
| t_{DH} | Data Hold Time | 3 | — | 3 | — | 3 | — | 3 | — | ns |
| t_{WZ} | Write Enabled to Output in High Z | 0 | 25 | 0 | 25 | 0 | 20 | 0 | 13 | ns |
| t_{OW} | Output Active from End of Write | 0 | 35 | 0 | 35 | 0 | 35 | 0 | 30 | ns |

Timing Diagrams




READ CYCLE NO. 2 (NOTES 1 AND 3)

WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED) (NOTE 4)

Notes:

1. CS or \overline{WE} must be high during address transitions.
2. If CS goes high simultaneously with \overline{WE} high, the output remains in a high impedance state.
3. All write cycle timings are referenced from the last valid address to the first transition address.
4. Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2. This parameter is sampled and not 100% tested.

WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED) (NOTE 4)


A.C. Test Conditions

| Test | Typ. |
|-------------------------------|---------------------|
| Input Pulse Levels | GND to 30V |
| Input Rise and Fall Times | 5ns |
| Input Timing Reference Levels | 1.5V |
| Output Reference Levels | 1.5V |
| Output Load | See Figures 1 and 2 |



Figure 1. Output Load

**Figure 2. Output Load
(for t_{MZ} , t_{LZ} , t_{WZ} , and t_{OW})**

* Including scope and jig.

Low V_{CC} Data Retention Characteristics For L Version Only ($T_A = 0$ to 70°C)

| Symbol | Parameter | Test Conditions | Min. | Typ. ¹ | Max. | Units |
|------------|--------------------------------------|--|-----------------------|-------------------|-----------------|---------------|
| V_{OR} | V_{CC} for Data Retention | | 2.0 | — | — | V |
| I_{CCDA} | Data Retention Current | $\overline{CS} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $\leq 0.2V$ | — | 0.5 ² | 20 ² | μA |
| t_{CDA} | Chip Deselect to Data Retention Time | | — | 1.0 ³ | 30 ³ | ns |
| t_R | Operation Recovery Time | | 0 | — | — | ns |
| | | | t_{RC} ⁴ | — | — | ns |

Notes: 1. $T_A = 25^\circ\text{C}$, 2. at $V_{CC} = 2V$, 3. $V_{CC} = 3V$, 4. t_{RC} = Read Cycle Time

Timing Waveform Low V_{CC} Data Retention Waveform

Ordering Information

| Part Number | Access Time (Max.) | Operating Current (Max.) | Standby Current (Max.) | Package Type |
|-------------|--------------------|--------------------------|------------------------|--------------|
| UM6167 | 70 ns | 60 mA | 2 mA | Plastic |
| UM6167-1 | 55 ns | 60 mA | 2 mA | Plastic |
| UM6167-2 | 45 ns | 60 mA | 2 mA | Plastic |
| UM6167-3 | 35 ns | 60 mA | 2 mA | Plastic |
| UM6167L | 70 ns | 50 mA | 50 μA | Plastic |
| UM6167L-1 | 55 ns | 50 mA | 50 μA | Plastic |
| UM6167L-2 | 45 ns | 50 mA | 50 μA | Plastic |
| UM6167L-3 | 35 ns | 50 mA | 50 μA | Plastic |