

## Floppy Data Separator


### Features

- Floppy Data Separator
  - Performs complete data separation function with a little external circuit for floppy disk drives
  - Separates MFM encoded data
  - 5¼" double density compatible
- Early and late 250 ns write precompensation
- External 16 MHz clock required
- Compatible with the FDC 765A (8272A) floppy disk controllers
- DMA interface logic
- CMOS technology
- Single +5 Volt supply
- TTL compatible
- For IBM PC disk drives especially

### General Description

The UM9228-1 is an CMOS integrated circuit designed to complement the 765A (8272A) type of floppy disk controller chip, especially for IBM PC. It incorporates a data separator, write precompensation logic, and DMA interface logic. A FDC 765A together with UM9228-1 and some

buffers drive and decoder can be formed a IBM PC diskette adapter. The UM9228-1 operates from a +5 Volt supply and simply requires a 16 MHz external clock input. All input and output are TTL compatible. The UM9228-1 is available for 5¼" double density disk controller.



**Absolute Maximum Ratings\***

Ambient temperature under bias,  $T_A$  . . . . . 0 to +70°C  
 Storage temperature,  $T_{STG}$  . . . . . -55 to +125°C  
 Applied voltage on any pin with respect to ground  
 . . . . . -0.3 to +8V  
 Power dissipation,  $P_D$  . . . . . 0.5W

**\*Comments**

Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect the device reliability.

**D.C. Electrical Characteristics**

( $T_A = 0$  to 70°C,  $V_{CC} = 5V \pm 5\%$  unless otherwise specified.)



| Parameter  | Test Conditions                    | Limits      |      |                 | Units              |
|--|------------------------------------|-------------|------|-----------------|--------------------|
|  |                                    | Min.        | Typ. | Max.            |                    |
| Input Voltage<br>Low Level $V_{IL}$<br>High Level $V_{IH}$                     |                                    | -0.3<br>2.0 |      | 0.8<br>$V_{CC}$ | V<br>V             |
| Standby Current $I_{ST}$   |                                    |             |      | 10              | $\mu A$            |
| Input Current<br>(for all input)<br>Low Level $I_{IL}$<br>High Level $I_{IH}$  | $V_{IH} = 2.7V$<br>$V_{IL} = 0.4V$ |             |      | -200<br>20      | $\mu A$<br>$\mu A$ |
| Output Current<br>(for all input)<br>Low Level $I_{OL}$<br>High Level $I_{OH}$ | $V_{OL} = 0.4V$<br>$V_{OH} = 4.5V$ | 4<br>-500   |      |                 | mA<br>$\mu A$      |
| Power Supply<br>Current $I_{CC}$   | CLKIN = 16 MHz<br>VCOIN = 4 MHz    |             |      | 10              | mA                 |
| Input Leakage<br>Current $I_{IL}$  |                                    |             |      | 10              | $\mu A$            |
| Input Capacitance $C_{IN}$   |                                    |             |      | 10              | pF                 |

**A.C. Electrical Characteristics**

( $T_A = 0$  to 70°C,  $V_{CC} = 5V \pm 5\%$ , CLKIN = 16 MHz, VCOIN = 4 MHz)

| Parameter                      | Limits |      |      | Units   |
|--------------------------------|--------|------|------|---------|
|                                | Min.   | Typ. | Max. |         |
| CLKIN frequency                | 1      |      | 16   | MHz     |
| VCOIN frequency                | 0      |      | 4    | MHz     |
| VCOIN DUTY CYCLE               | 30     | 50   | 70   | %       |
| DRQ to DRQOUT Delay $t_{dDRQ}$ |        |      | 2.0  | $\mu s$ |
| $t_{WCLKH}$                    |        | 250  |      | ns      |
| $t_{WDOUT}$                    |        | 250  |      | ns      |
| $t_{dWDIN}$                    | 0      |      | 200  | ns      |
| $t_{WDE}$                      |        | 250  |      | ns      |
| $t_{WDN}$                      |        | 250  |      | ns      |
| $t_{WDL}$                      |        | 250  |      | ns      |

 Floppy Disk  
Controller

**Precompensation**

**Application Circuits**



**Pin Description**

| Pin No. | Symbol                   | I/O | Descriptions  |
|---------|--------------------------|-----|---|
| 1       | RD                       | I   | Read Data: Data read from FDD.  |
| 2       | PFDR                     | O   | Reference Data Sample Pulse. This signal is applied to the reference input of a PLL circuit. See block diagram. |
| 3       | V <sub>CC</sub>          | I   | +5 Volt power supply  |
| 4       | PFDV                     | O   | This output is connected to an input of a PLL circuit. See block diagram.                                       |
| 5       | SD                       | O   | Separate Data: This output is the generated data pulse derived from the RD input.                               |
| 6       | VCOIN                    | I   | This signal is the V.C.O. output of a PLL circuit used to generate data window.                                 |
| 7       | DW                       | O   | Data Window: This is derived from RD input to be applied to FDC.  |
| 8       | LATE                     | I   | See Fig. 3.   |
| 9       | EARLY                    | I   | See Fig. 3.   |
| 10      | WD                       | I   | Write Data: The write data stream from the floppy disk controller.  |
| 11      | WEN                      | I   | Write Enable: This input is from FDC starting the write operation.  |
| 12      | WDOUT                    | O   | Write Data Output: The precompensated write data stream to the drive.   |
| 13      | V <sub>SS</sub>          | I   | Ground  |
| 14      | DRQOUT                   | O   | Data Request Output: This is delayed DRQ signal from FDC.   |
| 15      | $\overline{\text{DACK}}$ | I   | DMA Acknowledge: This is direct memory access acknowledge from DMA controller.                                  |
| 16      | DRQ                      | I   | DMA Request: This is high when FDC make a DMA request.  |
| 17      | WCLK                     | O   | Write Clock: This signal is the write clock to the floppy disk controller.                                      |
| 18      | FCLK                     | O   | FDC Clock: This output is the master clock to the floppy disk controller.                                       |
| 19      | CLKIN                    | O   | Clock Input: This input is connected to a external 16 MHz clock input.  |
| 20      | VCC SYNC                 | I   | This is connected to VCO output pin of FDC 765.   |

## Operational Description


### DATA SEPARATOR

UM9228-1 is used with an external PLL circuit (see fig. 1) to detect the leading edges of the disk data pulse and adjust the phase of the internal clock to provide the data window (DW) clock.



**Fig. 1: Data Window Generator**


The data window clock frequency is normally 250 KHz. See fig. 2.



**Fig. 2: Data Window**

### TIME BASE LOGIC

It comprises 5 stages of ripple counter and a duty cycle clamping circuit. The write clock (WCLK) duty cycle is 1/8.




### WRITE PRECOMPENSATION

The desired precompensation delay (250 ns) is determined by the state of EARLY and LATE inputs of UM9228-1.

|         | Early | Late |
|---------|-------|------|
| Nominal | 0     | 0    |
| Late    | 0     | 1    |
| Early   | 1     | 0    |
| Invalid | 1     | 1    |

**Fig. 3: Write Precompensation State**

### DMA INTERFACE



**Fig. 4: DMA Interface Timing**

When requiring data read/write, FDC will check  $\overline{\text{DACK}}$  from DMAC and will set DRQ (low to high) if  $\overline{\text{DACK}}$  is high. The DMA Interface delay DRQ from FDC by 4 stage shift register as the timing shown above. This delay will prevent CPU from being busy doing DMA without adequate system operation.