

# SPECIFICATION

OF

## ORGANIC LIGHT EMITTING DIODES MODULE



CUSTOMER : URT-STD

Model No. : UMOH-8255N-O

Model version : 0

Document Revision : 0

CUSTOMER APPROVED SIGNATURE			

This specification need to be signed by purchaser or customer as a specification of products production and delivery from URT. Without signature of this specification , any purchase order for this model no. will be treated and considered that this specification is automatically acknowledged and accepted by purchaser or customer.

 **U.R.T.**  **UNITED RADIANT TECHNOLOGY CORPORATION**

Allen Wang  
APPROVED

George Tseng  
CHECKED

Angus Chiu  
CHECKED

Sharon Tsai  
PREPARED

Sep-22-2008  
Date

COMPANY : No. 2,Fu-hsing Road,Taichung Economic Processing Zone,Tantzu,Taichung,Taiwan,R.O.C.

TEL: 886-4-25314277

FAX: 886-4-25313067




Revision 0 ; UMOH-8255N-O Ver. 0 ; September-22-2008

Page: 1

*This document has been signed by Digital Signature Approval System*

## Revision record

Document Revision	Model No. Version No.	Description	Revision by
0	UMOH-8255N-O Version No. 0		H.C.Lin Neo Hor 22-Sep-2008
 Revision 0 ; UMOH-8255N-O Ver. 0 ; September-22-2008			<b>Page: 2</b>

## CONTENTS:

No.	Item	Page
1	<b>BASIC SPECIFICATION</b> 1.1 Mechanical Specification 1.2 Display Specification 1.3 Outline Dimension 1.4 Block Diagram 1.5 Interface Pin	4 4 5 6 7~9
2	<b>ELECTRICAL CHARACTERISTICS</b> 2.1 Absolute Maximum Ratings 2.2 DC Characteristics 2.3 Command Sequence 2.4 AC Characteristics	10 11 12 13~19
3	<b>OPTICAL CHARACTERISTICS</b> 3.1 Condition 3.2 Definition of Optical Characteristics	20 21
4	<b>RELIABILITY</b>	22
5	<b>PRODUCT HANDING AND APPLICATION</b>	23
6	<b>DATECODE</b>	24
7	<b>PACKING &amp; LOTNO</b>	25~26
8	<b>INSPECTION STANDARD</b>	27~30

## 1. BASIC SPECIFICATION

### 1.1 Mechanical specifications



Items	Nominal Dimension	Unit
Dot Matrix	240*RGB*320	dots
Module Size (W x H x T)	49.1 x 67.7 x 1.75	mm.
Active Area (W x H)	43.2 x 57.6	mm.
Dot Pitch (W x H)	0.18 x 0.18	mm.
Driving IC Package	COG	-
Weight	16	g

\* Expose the driver IC under blaze ( luminosity over than 1 cd ) when using the LCM may cause IC operating failure.

### 1.2 Display specification

Display	Descriptions	Note
LCD Type	Display	-
LCD Mode	262K Full Color	-
Background Color	-	-
Backlight Type	-	-
Backlight Color	-	-
Viewing Direction	-	-

### 1.3 Outline dimension



DETAIL A

- NOTE:
1. DOT MATRIX: 240X320
  2. DOT PITCH: 0.18X0.18(mm)
  3. CONNECTOR: HIROSE FH23-61S-0.3SHW(05)

#### PIN ASSIGNMENT

No	Define	No	Define	No	Define	No	Define
1	AR_VDD	14	C32M	27	DB13	40	DB0
2	AR_VSS	15	VLOUT3	28	DB12	41	VSYNC
3	VCI	16	VLOUT2	29	DB11	42	HSYNC
4	VCI1	17	C21P	30	DB10	43	DOTCLK
5	GND	18	C21M	31	DB9	44	ENABLE
6	C12M	19	VGS	32	DB8	45	SDI
7	C12P	20	IOVCC	33	DB7	46	SDO
8	C11M	21	SPB	34	DB6	47	CSB
9	C11P	22	ID_MIB	35	DB5	48	RW_WRB
10	VLOUT1	23	DB17	36	DB4	49	RS
11	C31P	24	DB16	37	DB3	50	E_RDB
12	C31M	25	DB15	38	DB2	51	RESETB
13	C32P	26	DB14	39	DB1	52	MVDD



## 1.5 Interface pin :

PIN	Symbol	I/O	Description	Remarks
1	AR_VDD	I	Positive voltage for OLED(+4.6V)	
2	AR_VSS	I	Negative voltage for OLED(-4.4V)	
3	VCI	I	Power supply for analog circuit(2.5v~3.3v)	
4	VCI1	O	A reference voltage for 1 <sup>st</sup> booster(connect a 1u/10v capacitance to gnd)	
5	GND	I	Ground	
6	C12M	I	External capacitance connect pin between C12M and C12P (1u/10V)	
7	C12P	I		
8	C11M	I	External capacitance connect pin between C11M and C11P	
9	C11P	I		
10	VLOUT1	O	1 <sup>st</sup> booster output pin. (1u/10V)	
11	C31P	I	External capacitance connect pin between C31M and C31P (1u/10V)	
12	C31M	I		
13	C32P	I	External capacitance connect pin between C32M and C32P (1u/10V)	
14	C32M	I		
15	VLOUT3	O	3 <sup>rd</sup> booster output pin. (1u/16V)	
16	VLOUT2	O	2 <sup>nd</sup> booster output pin. (1u/16V)	
17	C21P	I	External capacitance connect pin between C21M and C21P. (1u/10V)	
18	C21M	I		
19	VGS	I	A reference level for the grayscale voltage generation circuit. (connect to gnd)	
20	IOVCC	I	I/O power supply	
21	SPB	I	Select the CPU interface mode. (0=parallel interface 1=serial interface)	
22	ID_MIB	I	Select the CPU type (0=intel 80x-system 1=motorola 68x-system)	
23	DB17	I/O	BI-directional data bus. When CPU I/F, 18-bit interface : DB 17-0 16-bit interface : DB 17-10 , DB 8-1 9-bit interface : DB 8-0 8-bit interface : DB 8-1  When RGB I/F 18-bit interface : DB 17-0 16-bit interface : DB 17-10, DB 8-1 6-bit interface : DB 8-3  Fix unused pin to the VSS level	
24	DB16	I/O		
25	DB15	I/O		
26	DB14	I/O		
27	DB13	I/O		
28	DB12	I/O		
29	DB11	I/O		
30	DB10	I/O		
31	DB9	I/O		
32	DB8	I/O		
33	DB7	I/O		

### 1.5.1 Interface Pin : (cont)

34	DB6	I/O				
35	DB5	I/O				
36	DB4	I/O				
37	DB3	I/O				
38	DB2	I/O				
39	DB1	I/O				
40	DB0	I/O				
41	VSYNC	I	Frame-synchronizing signal. (VSPL=0 Low active, VSPL=1 High active) FIX this pin at VSS level if the pin is not used			
42	HSYNC	I	Line-synchronizing signal. (HSPL=0 Low active, HSPL=1 High active) FIX this pin at VSS level if the pin is not used			
43	DOTCLK	I	Input pin for clock signal of external interface : dot clock. DPL=0 Display data is fetched at DOTCLK's rising edge DPL=1 Display data is fetched at DOTCLK's falling edge Fix this pin at VSS level if the pin is not used.			
44	ENABLE	I	Data enablesignal pin for RGB interface.			
			EPL	ENABLE	GRAM write	GRAM address
			0	0	Valid	Updated
			0	1	Invalid	Held
			1	0	Invalid	Held
1	1	Valid	Updated			
45	SDI	I	For a serial peripheral interface(SPI), input data is fetched at the rising edge of the SCL signal, Fix SDI pin at VSS level if the pin is not used.			
46	SDO	I	For a serial peripheral interface (SPI), serves as the serial data output pin(SDO), Successive bits are output at the falling edge of the SCL signal.			
47	CSB	I	Chip select signal input pin. 0= driver IC is selected and can be accessed. 1= driver IC is not selected and cannot be accessed.			
448	RW_WRB	I	Pin function	CPU type	Pin description	
			RW	68-system	Read/Write operation selection pin 0=write 1=read	
			WRB	80_system	Write strobe signal.(Input pin) Data is fetched at the rising edge.	
			SCL	SPI	The synchronous clock signal	
49	RS	I	Register select pin. 0=Index/status, 1=instruction parameter, GRAM data Must be fixed at VDD3 level when not used.			
50	E_RDB	I	Pin Function	CPU type	Pin description	
			E	68-system	Read/Writeoperation enable pin	
			RDB	80_system	Read strobe signal. Read out data at the low level	
			When SPI mode is selected , fix this pin at VDD3 level			
51	RESETB	I	Reset pin initializes the IC when low. Should be reset after power-on.			
52	MVDD	O	Internal power for RAM. Connect a capacitance(1u/10v) to gnd.			
53	VREG1OUT	O	A reference level for the grayscale voltage. Connect a capacitance(1u/10v) to gnd.			
54	VCI	I	Power supply for analog circuit(2.5v~3.3v)			



### 1.5.2 Interface Pin : (cont)

55	VGH	O	The positive voltage used in the gate driver. Connect a capacitance(1u/10v) to gnd.	
56	VGL	O	The negative voltage used in the gate driver. Connect a capacitance(1u/10v) to gnd.	
57	GND		Ground	
58	NC		NO Connection	
59	NC		NO Connection	
60	NC		NO Connection	
61	NC		NO Connection	

## 2. ELECTRICAL CHARACTERISTICS

### 2.1 Absolute Maximum Ratings

Items	Symbol	Min.	Max.	Unit
Supply voltage1	VDD3	-0.3	5	V
Supply voltage2	VCI	-0.3	5	V
Input voltage	Vin	-0.3	VDD+0.5	V
Operating temperature range	T <sub>OP</sub>	-20	60	°C
Storage temperature range	T <sub>ST</sub>	-30	80	°C

## 2.2 DC Characteristics

Items	Symbol	Min.	Typ.	Max.	Unit	Condition
Driving voltage	VGH	3.0	-	8.0	V	
	VGL	-8.0	-	-3.0	V	
	VINT	-4.0	-	-1.0	V	
Logic operating Voltage	RVDD	1.45	1.5	1.55	V	
Power supply voltage	VCI	2.5	2.8	3.3	V	
Power supply voltage	VDD3	1.65	1.8	3.3	V	
Operating frequency	Fosc	1161.1	1290.2	1419.3	KHZ	
1 <sup>st</sup> booster input voltage	Vcil	2.1	-	2.75	V	
Current consumption during normal operation	IVDD3	-	1.0	5.0	uA	NOTE
	IVCI	-	3.5	4.0	mA	
Stand by mode current	IVDD3	-	0.1	5	uA	
	IVCI	-	10	20	uA	
Input High level voltage	VIH	0.7VDD3	-	VDD3	V	
Input low level voltage	VIL	0	-	0.3VDD3	V	
Output High level voltage	VOH	0.8VDD3	-	VDD3	V	
Output low level voltage	VOL	0	-	0.2VDD3	V	
VREG1OUT		4.185	4.2	4.215	V	

NOTE:

VDD3=1.8V, VCI=2.8V, fosc=1290.2KHz (320 display line), NL[5:0]="10\_1000", SAP[2:0]="101", DC22[2:0]="100", DC12[2:0]="010", BT[1:0]=10, VC[3:0]="1000", VGH[4:0]="10100", VGL[4:0]="10100", VINT[3:0]="0101"

## 2.3 Command Sequence ( Recommend by U.R.T. )

**Measuring surrounding: Dark room**

**Surrounding temperature: 25oC**

**IOVCC = 1.65V ~ 3.3V**

**a. AR\_VDD= 4.6V+/- 0.03V, AR\_VSS= -4.4V+/- 0.03V**

**b. IC Initial Register Setting:**

R03h: 0x0030 // 16bit mode

R10h: 0x0000 // IC standby off

R18h: 0x0028 // Frame Rate = 80 Hz

RF8h: 0x000F // VGH=+5V

RF9h: 0x000F // VGL=-5V

R05h: 0x0001 // display on

**Gamma Register Setting:**

R70h: 0x2580

R71h: 0x2780

R72h: 0x3380

R73h: 0x1D18

R74h: 0x1F11

R75h: 0x2419

R76h: 0x1A14

R77h: 0x211A


R78h: 0x2013

## 2.4 AC Characteristics

### CPU interface M68

(VDD = 1.5V, VDD3 = 1.65 to 3.3V, TA = -40 to +85°C)

Characteristic		Symbol	Specification		Unit
			Min.	Max.	
Cycle time	Write	tCYCW68	85	-	ns
	Read	tCYCR68	500	-	ns
Pulse rise / fall time		tR, tF	-	15	ns
Pulse width low	Write	tWLW68	27.5	-	ns
	Read	tWLR68	250	-	ns
Pulse width high	Write	tWHW68	27.5	-	ns
	Read	tWHR68	250	-	ns
RS,RW to CSB, E setup time		tAS68	10	-	ns
RS,RW to CSB, E hold time		tAH68	2	-	ns
CSB to E time		tCW68	15	-	ns
Write data setup time		tWDS68	40	-	ns
Write data hold time		tWDH68	15	-	ns
Read data delay time		tRDD68	-	200	ns
Read data hold time		tRDH68	5	-	ns




**Note : tWHW68 and tWHR68 are determined by the overlap period of low CSB and high E**

# CPU interface M80

(VDD = 1.5V, VDD3 = 1.65 to 3.3V, TA = -40 to +85°C)

Characteristic	Symbol	Specification		Unit	
		Min.	Max.		
Cycle time	Write	tCYCW80	85	-	ns
	Read	tCYCR80	500	-	ns
Pulse rise / fall time		tR, tF	-	15	ns
Pulse width low	Write	tWLW80	27.5	-	ns
	Read	tWLR80	250	-	ns
Pulse width high	Write	tWHW80	27.5	-	ns
	Read	tWHR80	250	-	ns
RS to CSB, WRB(RDB) setup time		tAS80	10	-	ns
RS to CSB, WRB(RDB) hold time		tAH80	2	-	ns
CSB to WRB(RDB) time		tCW80	15	-	ns
Write data setup time		tWDS80	40	-	ns
Write data hold time		tWDH80	15	-	ns
Read data delay time		tRDD80	-	200	ns
Read data hold time		tRDH80	5	-	ns



**Note : tWLW80 and tWLR80 are determined by the overlap period of low CSB and low WRB or low CSB and low RDB**

Image Data format for 18bit CPU interface (262k color)




Image Data format for 16bit CPU interface (65k color)




Image Data format for 9bit CPU interface (262k color)





Image Data format for 8bit CPU interface (65K color)

Case 1:



Case 2:






Image Data format for 8bit CPU interface (262K color)




## SPI Interface

(VDD = 1.5V, VDD3 = 1.65 to 3.3V, TA = -40 to +85°C)

Characteristic	Symbol	Specification		Unit
		Min.	Max.	
Serial clock write cycle time	tSCYC	130	-	ns
Serial clock read cycle time	tSCYC	250	-	ns
Serial clock rise / fall time	tR, tF	-	15	ns
Pulse width high for write	tSCHW	50	-	ns
Pulse width high for read	tSCHR	110	-	ns
Pulse width low for write	tSCLW	50	-	ns
Pulse width low for read	tSCLR	110	-	ns
Chip select setup time	tCSS	20	-	ns
Chip select hold time	tCSH	60	-	ns
Serial input data setup time	tSIDS	30	-	ns
Serial input data hold time	tSIDH	30	-	ns
Serial output data delay time	tSODD	-	130	ns
Serial output data hold time	tSODH	5	-	ns







(Note) RS="0" : Index data  
 RS="1" : Instruction data


## RGB Interface

(VDD = 1.5V, VDD3 = 1.65 to 3.3V, TA = -40 to +85°C)

Characteristic	Symbol	Specification		Unit		Unit
		Min.	Max.	Min.	Max.	
DOTCLK cycle time	tDCYC	100	-	55	-	ns
DOTCLK rise / fall time	tR, tF	-	15	-	15	ns
DOTCLK pulse width high	tDCHW	40	-	25	-	ns
DOTCLK pulse width low	tDCLW	40	-	25	-	ns
Vertical sync setup time	tVSY	30	-	30	-	ns
Vertical sync hold time	tVSYH	30	-	30	-	ns
Horizontal sync setup time	tHSY	30	-	30	-	ns
Horizontal sync hold time	tHSYH	30	-	30	-	ns
ENABLE setup time	tENS	30	-	30	-	ns
ENABLE hold time	tENH	20	-	20	-	ns
PD data setup time	tPDS	30	-	30	-	ns
PD data hold time	tPDH	20	-	20	-	ns
HSYNC-ENABLE time	tHE	1	HBP	1	HBP	tDCYC
VSYNC-HSYNC time	tHV	1	175	1	527	tDCYC

Note

1. HBP is horizontal back-porch.



(When VSPL=0, HSPL=0, DPL=0, EPL=1)




Image Data format for 18bit RGB interface (262k color)




Image Data format for 16bit RGB interface (65k color)





Image Data format for 6bit RGB interface (262k color)



### 3. OPTICAL CHARACTERISTICS

#### 3.1 Characteristics


Electrical and Optical Characteristics

No.	Item	symbol / temp.	Min.	Typ.	Max.	Unit	Note
1	Response Time	Tres	-	-	50	us	-
2	Viewing Angle		VA	160	170	degree	-
3	Contrast	Cr	5000:1	10000:1	-	-	-
4	Operating Luminance	L	170	200	230	cd/m <sup>2</sup>	


## 3.2 Definition of optical characteristics

Measurement condition :

### [Note 1] Definition of Response Time



### [Note 2] Definition of Viewing Angle :



Viewing Angle= CR>10

### [Note 3] Definition of Contrast Ratio :

$$CR = \frac{\text{Luminance with all pixels white}}{\text{Luminance with all pixels black}}$$

#### 4. RELIABILITY :

Item No	Items	Condition
1	High temperature operating	60 °C , 200 hours
2	Low temperature operating	-20 °C , 200 hours
3	High temperature storage	80 °C , 200 hours
4	Low temperature storage	-30 °C , 200 hours
5	High temperature & humidity storage	60°C, 90%RH, 100 hours
6	Thermal Shock storage	-30°C, 30min.<=> 80°C, 30min. 10 Cycles
7	Vibration test	10 => 55 =>10 => 55 => 10 Hz , within 1 minute Amplitude : 1.5mm. 15 minutes for each Direction ( X,Y,Z )
8	Drop test	Packed, 100CM free fall, 6 sides, 1 corner, 3edges
9	Life time	50,000 hours 25°C , 70%RH below , specification condition driving

- \* One single product test for only one item.
- \* Judgment after test : keep in room temperature for more than 2 hours.
  - Current consumption < 2 times of initial value
  - Contrast > 1/2 initial value
  - Function : work normally

## 5. PRODUCT HANDLING AND APPLICATION

### PRECAUTION FOR HANDLING OLED MODULE

- The LCD module contains a C-MOS LSI. People who operate the OLED module should wear ESD protection equipment to prevent ESD hurt on products.
- Do not input any signal before power is turned on.
- Do not take OLED module from its packaging bag until it is assembled.
- Peel off the OLED module protective film slowly since static electricity may be generated.
- Pay attention to the humidity of the work shop, 50~60%RH is satisfactory.
- Use a non-leak iron for soldering OLED module.
- Do not touch the display surface or connection terminals area with bare hands. Smudges on the display surface reduce the insulation between terminals.
- Cautions for soldering to OLED module:  
Condition for soldering I/O terminals:  
Temperature at iron tip :280°C±10°C.  
Soldering time : 3~4sec./ terminals.  
Type of solder : Eutectic solder(rosin flux filled).

### PRECAUTION FOR STORING OLED MODULE

- To avoid degradation of the device , do not store the module under the conditions of direct sunlight , high temperature or high humidity . Keep the module in bags designed to prevent static electricity charging under low temperature / normal humidity conditions(avoid high temperature / high humidity and low temperature below 0°C)

### USING ON MEDICAL CARE , SAFETY OR HAZARDOUS APPLICATION OR SYSTEM

- For the application in medical care, safety and hazardous products or systems, an authorization from URT is required. URT will not responsible for any damage or loss which caused by the products without any authorization given by URT.
- This product is not allowed to be designed and used for military application and/or purpose.
- The delivery of this product to the countries and/or regions where the embargoes are imposed by U.N. is prohibited.
- The application and delivery of this product must comply with Strategic High-Tech Commodities (SHTC) export control and the sales to the embargoed and/or sanctioned countries or regions are strictly prohibited.

## 6. DATE CODE OF PRODUCTS

- Date code will be shown on each product :

- Y MM DD - XXX

Year Month Day - Production lots

- Example: 2 1 2 2 3 - 0 0 3 ==>Year 2002, Dec.,23rd , Batch no.03





**MODEL NO: UM\***

**T.B.D. pcs / Tray**

**T.B.D. Tray / Box**


**T.B.D. Box / Carton**

**T.B.D. pcs / Carton**

**NOTE:**

(1) Be warned, the direction of the tray has to turn it by 180 degree before stack it up. Otherwise, it will be packager's responsibility!!

(2) Safe Stack : 5 cartons only



## 8. INSPECTION STANDARD

### 8.1. QUALITY :

THE QUALITY OF GOODS SUPPLIED TO PURCHASER SHALL COME UP TO THE FOLLOWING STANDARD.

#### 8.1.1. THE METHOD OF PRESERVING GOODS

AFTER DELIVERY OF GOODS FROM U.R.T. TO PURCHASER. PURCHASER SHALL CONTROL THE LCM AT  $-10^{\circ}\text{C} \sim 40^{\circ}\text{C}$  ,AND IT MIGHT BE DESIRABLE TO KEEP AT THE NORMAL ROOM TEMPERATURE AND HUMIDITY UNTIL INCOMING INSPECTION OR THROWING INTO PROCESS LINE.

#### 8.1.2. INCOMING INSPECTION

##### (A) THE METHOD OF INSPECTION

IF PURCHASER MAKE AN INCOMING INSPECTION , A SAMPLING PLAN SHALL BE APPLIED ON THE CONDITION THAT QUALITY OF ONE DELIVERY SHALL BE REGARDED AS ONE LOT.

##### (B) THE STANDARD OF QUALITY

ISO-2859-1 ( or MIL-STD-105E ) , LEVEL II SINGLE PLAN.

CLASS	AQL(%)
CRITICAL	0.4 %
MAJOR	0.65 %
MINOR	1.5 %
TOTAL	1.5 %

EVERY ITEM SHALL BE INSPECTED ACCORDING TO THE CLASS.

##### (C) MEASURE

IF AS THE RESULT OF ABOVE RECEIVING INSPECTION , A LOT OUT IS DISCOVERED. PURCHASER SHALL BE INFORM SELLER OF IT WITHIN SEVEN DAYS. BUT FIRST SHIPMENT WITHIN FOURTEEN DAYS.

#### 8.1.3. WARRANTY POLICY

U.R.T. WILL PROVIDE ONE-YEAR WARRANTY FOR THE PRODUCTS ONLY IF UNDER SPECIFICATION OPERATING CONDITIONS. U.R.T. WILL REPLACE NEW PRODUCTS FOR THESE DEFECT PRODUCTS WHICH UNDER WARRANTY PERIOD AND BELONG TO THE RESPONSIBILITY OF U.R.T.

## 8.2. CHECKING CONDITION


8.2.1. CHECKING DIRECTION SHALL BE IN THE 45 DEGREE AREA TO FACE THE SAMPLE.








8.2.2. CHECKER SHALL SEE OVER 30 cm. WITH BARE EYES FAR FROM SAMPLE AND USING 2 PCS. OF 20W FLUORESCENT LAMP.

### 8.3. INSPECTION PLAN :

CLASS	ITEM	JUDGEMENT	CLASS
PACKING & INDICATE	1. OUTSIDE AND INSIDE PACKAGE	"MODEL NO." , "LOT NO." AND "QUANTITY" SHOULD INDICATE ON THE PACKAGE.	Minor
	2. MODEL MIXED AND QUANTITY	OTHER MODEL MIXED.....REJECTED QUANTITY SHORT OR OVER.....REJECTED	Critical
	3. PRODUCT INDICATION	"MODEL NO." SHOULD INDICATE ON THE PRODUCT	Major
ASSEMBLY	4. DIMENSION, LCD GLASS SCRATCH AND SCRIBE DEFECT.	ACCORDING TO SPECIFICATION OR DRAWING.	Major
APPEARANCE	5. VIEWING AREA	POLARIZER EDGE OR LCD'S SEALING LINE IS VISABLE IN THE VIEWING AREA .....REJECTED	Minor
	6. BLEMISH 、 BLACK SPOT 、 WHITE SPOT IN THE LCD AND LCD GLASS CRACKS	ACCORDING TO STANDARD OF VISUAL INSPECTION ( INSIDE VIEWING AREA )	Minor
	7. BLEMISH 、 BLACK SPOT WHITE SPOT AND SCRATCH ON THE POLARIZER	ACCORDING TO STANDARD OF VISUAL INSPECTION ( INSIDE VIEWING AREA )	Minor
	8. BUBBLE IN POLARIZER	ACCORDING TO STANDARD OF VISUAL INSPECTION ( INSIDE VIEWING AREA )	Minor
	9. LCD'S RAINBOW COLOR	STRONG DEVIATION COLOR ( OR NEWTON RING) OF LCD.....REJECTED. OR ACCORDING TO LIMITED SAMPLE ( IF NEEDED, AND INSIDE VIEWING AREA )	Minor
ELECTRICAL	10. ELECTRICAL AND OPTICAL CHARACTERISTICS ( CONTRAST 、 VOP 、 CHROMATICITY ... ETC )	ACCORDING TO SPECIFICATION OR DRAWING . ( INSIDE VIEWING AREA )	Critical
	11.MISSING LINE	MISSING DOT 、 LINE 、 CHARACTER .....REJECTED	Critical
	12.SHORT CIRCUIT 、 WRONG PATTERN DISPLAY	NON DISPLAY 、 WRONG PATTERN DISPLAY 、 CURRENT CONSUMPTION OUT OF SPECIFICATION..... REJECTED	Critical
	13. PIN HOLE 、 PATTERN DEFORMITY	ACCORDING TO STANDARD OF VISUAL INSPECTION	Minor

### 8.4. STANDARD OF VISUAL INSPECTION

NO.	CLASS	ITEM	JUDGEMENT																									
8.4.1	MINOR	<ul style="list-style-type: none"> <li>· BLEMISH · BLACK SPOT · WHITE SPOT IN THE LCD.</li> <li>· BLEMISH · BLACK SPOT · WHITE SPOT AND SCRATCH ON THE POLARIZER</li> </ul>	<p>(A) ROUND TYPE: <span style="float: right;">unit : mm.</span></p> <table border="1"> <thead> <tr> <th>DIAMETER (mm.)</th> <th>ACCEPTABLE Q'TY</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.1</math></td> <td>DISREGARD</td> </tr> <tr> <td><math>0.1 &lt; \Phi \leq 0.2</math></td> <td>2</td> </tr> <tr> <td><math>0.2 &lt; \Phi \leq 0.25</math></td> <td>1</td> </tr> <tr> <td><math>0.25 &lt; \Phi</math></td> <td>0</td> </tr> </tbody> </table> <p>NOTE: <math>\Phi = (\text{LENGTH} + \text{WIDTH}) / 2</math></p> <p>(B) LINER TYPE: <span style="float: right;">unit : mm.</span></p> <table border="1"> <thead> <tr> <th>LENGTH</th> <th>WIDTH</th> <th>ACCEPTABLE Q'TY</th> </tr> </thead> <tbody> <tr> <td>-----</td> <td><math>W \leq 0.03</math></td> <td>DISREGARD</td> </tr> <tr> <td><math>L \leq 5.0</math></td> <td><math>0.03 &lt; W \leq 0.05</math></td> <td>3</td> </tr> <tr> <td><math>L \leq 5.0</math></td> <td><math>0.05 &lt; W \leq 0.07</math></td> <td>1</td> </tr> <tr> <td>-----</td> <td><math>0.07 &lt; W</math></td> <td>FOLLOW ROUND TYPE</td> </tr> </tbody> </table>	DIAMETER (mm.)	ACCEPTABLE Q'TY	$\Phi \leq 0.1$	DISREGARD	$0.1 < \Phi \leq 0.2$	2	$0.2 < \Phi \leq 0.25$	1	$0.25 < \Phi$	0	LENGTH	WIDTH	ACCEPTABLE Q'TY	-----	$W \leq 0.03$	DISREGARD	$L \leq 5.0$	$0.03 < W \leq 0.05$	3	$L \leq 5.0$	$0.05 < W \leq 0.07$	1	-----	$0.07 < W$	FOLLOW ROUND TYPE
DIAMETER (mm.)	ACCEPTABLE Q'TY																											
$\Phi \leq 0.1$	DISREGARD																											
$0.1 < \Phi \leq 0.2$	2																											
$0.2 < \Phi \leq 0.25$	1																											
$0.25 < \Phi$	0																											
LENGTH	WIDTH	ACCEPTABLE Q'TY																										
-----	$W \leq 0.03$	DISREGARD																										
$L \leq 5.0$	$0.03 < W \leq 0.05$	3																										
$L \leq 5.0$	$0.05 < W \leq 0.07$	1																										
-----	$0.07 < W$	FOLLOW ROUND TYPE																										
8.4.2	MINOR	BUBBLE IN POLARIZER	<p style="text-align: right;">unit : mm.</p> <table border="1"> <thead> <tr> <th>DIAMETER</th> <th>ACCEPTABLE Q'TY</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.15</math></td> <td>DISREGARD</td> </tr> <tr> <td><math>0.15 &lt; \Phi \leq 0.5</math></td> <td>2</td> </tr> <tr> <td><math>0.5 &lt; \Phi</math></td> <td>0</td> </tr> </tbody> </table>	DIAMETER	ACCEPTABLE Q'TY	$\Phi \leq 0.15$	DISREGARD	$0.15 < \Phi \leq 0.5$	2	$0.5 < \Phi$	0																	
DIAMETER	ACCEPTABLE Q'TY																											
$\Phi \leq 0.15$	DISREGARD																											
$0.15 < \Phi \leq 0.5$	2																											
$0.5 < \Phi$	0																											
8.4.3	MINOR	PIN HOLE · PATTERN DEFORMITY	<p style="text-align: right;">unit : mm.</p> <div style="display: flex; align-items: center;">  <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>DIAMETER</th> <th>ACC. Q'TY</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.1</math></td> <td>DISREGARD</td> </tr> <tr> <td><math>0.1 &lt; \Phi \leq 0.25</math></td> <td>3</td> </tr> <tr> <td><math>0.25 &lt; \Phi</math></td> <td>0</td> </tr> </tbody> </table> </div> <p><math>\Phi = (a+b)/2</math></p>	DIAMETER	ACC. Q'TY	$\Phi \leq 0.1$	DISREGARD	$0.1 < \Phi \leq 0.25$	3	$0.25 < \Phi$	0																	
DIAMETER	ACC. Q'TY																											
$\Phi \leq 0.1$	DISREGARD																											
$0.1 < \Phi \leq 0.25$	3																											
$0.25 < \Phi$	0																											

NO.	CLASS	ITEM	JUDGEMENT
8.4.4	MINOR	CHIPPING	 $Y > S$ <b>REJ.</b>
8.4.5	MINOR	CHIPPING	 $X \text{ or } Y > S$ <b>REJ.</b>
8.4.6	MAJOR	GLASS CRACK	 $Y > (1/2) T$ <b>REJ.</b>
8.4.7	MAJOR	SCRIBE DEFECT	 <ol style="list-style-type: none"> <li><math>a &gt; L/3</math>, <math>A &gt; 1.5\text{mm}</math>. <b>REJ.</b></li> <li><b>B : ACCORDING TO DIMENSION</b></li> </ol>
8.4.8	MINOR	CHIPPING (ON THE TERMINAL AREA)	 $\Phi = (x+y)/2 > 2.5 \text{ mm}$ <b>REJ.</b>
8.4.9	MINOR	CHIPPING (ON THE TERMINAL SURFACE)	 $Y > (1/3) T$ <b>REJ.</b>
8.4.10	MINOR	CHIPPING	 $Y > T$ <b>REJ.</b>