

5V/12V Synchronous-Rectified Buck Controller

General Description

The uP6101 is a compact synchronous-rectified buck controller specifically designed to operate from 5V or 12V supply voltage and to deliver high quality output voltage as low as 0.6V (uP6101A) or 0.8V (uP6101B/C). This (P)SOP-8 device operates at fixed 300kHz (uP6101A/B) or 200kHz (uP6101C) frequency and provides an optimal level of integration to reduce size and cost of the power supply.

This controller integrates internal MOSFET drivers that support 12V+12V bootstrapped voltage for high efficiency power conversion. The bootstrap diode is built-in to simplify the circuit design and minimize external part count.

Other features include internal softstart, under voltage protection, over current protection and shutdown function. With aforementioned functions, this part provides customers a compact, high efficiency, well-protected and cost-effective solutions. This part comes to SOP-8 and PSOP-8 packages.

Applications

- ❑ Power Supplies for Microprocessors or Subsystem Power Supplies
- ❑ Cable Modems, Set Top Boxes, and DSL Modems
- ❑ Industrial Power Supplies; General Purpose Supplies
- ❑ 5V or 12V Input DC-DC Regulators
- ❑ Low-Voltage Distributed Power Supplies

Features



- ❑ Operates from 5V or 12V Supply Voltage
 - 3.3V to 12V V_{IN} Input Range
 - 0.6V or 0.8V to 80% of V_{IN} Output Range
 - 0.6V or 0.8V Internal Reference
 - 1.5% Over Line Voltage and Temperature
- ❑ Simple Single-Loop Control Design
 - Voltage-Mode PWM Control
 - Fast Transient Response
- ❑ High-Bandwidth Error Amplifier
 - 0% to 80% Duty Cycle
- ❑ Lossless, Programmable Overcurrent Protection
 - Uses Lower MOSFET $R_{DS(ON)}$
- ❑ 300/200kHz Fixed Frequency Oscillator
- ❑ Internal SoftStart
- ❑ Integrated Boot Diode

Ordering Information

Order Number	Package	Remark
uP6101AS8	SOP-8	0.6V reference voltage; 300kHz switching frequency
uP6101BS8	SOP-8	0.8V reference voltage; 300kHz switching frequency
uP6101BS8-A	SOP-8	
uP6101BU8	PSOP-8	
uP6101CSA8	SOP-8	0.8V reference voltage; 200kHz switching frequency

Note: uPI products are compatible with the current IPC/JEDEC J-STD-020 and RoHS requirements. They are 100% matte tin (Sn) plating and suitable for use in SnPb or Pb-free soldering processes.


Pin Configuration & Typical Application Circuit



Functional Pin Description

No.	Pin Name	Pin Function
1	BOOT	Bootstrap Supply for the floating upper gate driver. Connect the bootstrap capacitor C_{BOOT} between BOOT pin and the PHASE pin to form a bootstrap circuit. The bootstrap capacitor provides the charge to turn on the upper MOSFET. Typical values for C_{BOOT} range from 0.1uF to 0.47uF. Ensure that C_{BOOT} is placed near the IC.
2	UGATE	Upper Gate Driver Output. Connect this pin to the gate of upper MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off.
3	GND	Signal and Power Ground for the IC. All voltages levels are measured with respect to this pin. Tie this pin to the ground island/plane through the lowest impedance connection available.
4	LGATE	Lower Gate Driver Output. Connect this pin to the gate of lower MOSFET. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the lower MOSFET has turned off.
5	VCC	Supply Voltage. This pin provides the bias supply for the uP6101 and the lower gate driver. An internal regulator will supply bias if VCC rises above 6.5V. Connect a well-decoupled 4.5V to 13.2V supply voltage to this pin. Ensure that a decoupling capacitor is placed near the IC.
6	FB	Feedback Voltage. This pin is the inverting input to the error amplifier. A resistor divider from the output to GND is used to set the regulation voltage. Use this pin in combination with the COMP/EN pin to compensate the voltage control feedback loop of the converter.
7	COMP/EN	Error Amplifier Output. This is the output of the error amplifier (EA) and the non-inverting input of the PWM comparator. Use this pin in combination with the FB pin to compensate the voltage-control feedback loop of the converter. Pulling COMP/EN to a level below 0.4V nominal disables the controller and causes the oscillator to stop, the UGATE and LGATE outputs to be held low.
8	PHASE	PHASE Switch Node. Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is used as the sink for the UGATE driver, and to monitor the voltage drop across the lower MOSFET for over current protection. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off. A Schottky diode between this pin and ground is recommended to reduce negative transient voltage which is common in a power supply system.
	Exposed Pad	For PSOP-8 package. The exposed pad should be well soldered to PCB for effective heat conduction. Connect the exposed pad the ground.

Functional Block Diagram



Functional Description

The uP6101 is a compact synchronous-rectified buck controller specifically designed to operate from 5V or 12V supply voltage and to deliver high quality output voltage as low as 0.6V (uP6101A) or 0.8V (uP6101B/C). This (P)SOP-8 device operates at fixed 300kHz (uP6101A/B) or 200kHz (uP6101C) frequency and provides an optimal level of integration to reduce size and cost of the power supply.

This controller integrates internal MOSFET drivers that support 12V+12V bootstrapped voltage for high efficiency power conversion. The bootstrap diode is built-in to simplify the circuit design and minimize external part count.

Supply Voltage

The VCC pin receives a well-decoupled 4.5V to 13.2V supply voltage to power the control circuit, the lower gate driver and the bootstrap circuit for the higher gate driver. A minimum 0.1uF ceramic capacitor is recommended to bypass the supply voltage. Place the bypassing capacitor physically near the IC.

An internal linear regulator regulates the supply voltage into a 4.2V voltage VDD for internal control logic circuit. No external bypass capacitor is required for filtering the VDD voltage.

The uP6101 integrates MOSFET gate drives that are powered from the VCC pin and support 12V+12V driving capability. A bootstrap diode is embedded to facilitate PCB design and reduce the total BOM cost. No external Schottky diode is required. Converters that consist of uP6101 feature high efficiency without special consideration on the selection of MOSFETs.

Power On Reset and Chip Enable

A power on reset (POR) circuitry continuously monitors the supply voltage at VCC pin. Once the rising POR threshold is exceeded, the uP6101 sets itself to active state and is ready to accept chip enable command. The rising POR threshold is typically 4.2V at VCC rising.

The COMP/EN is an multifunctional pin: control loop compensation and chip enable as shown in Figure 1. An Enable Comparator monitors the COMP/EN pin voltage for chip enable. A signal level transistor is adequate to pull this pin down to ground and shut down the uP6101. A 80uA current source charges the external compensation network with 0.45V ceiling when this pin is released. If the voltage at COMP/EN pin exceeds 0.3V, the uP6101 initiates its softstart cycle.

The 80uA current source keeps charging the COMP pin to its ceiling until the feedback loop boosts the COMP pin higher than 0.45V according to the feedback signal. The current source is cut off when V_{COMP} is higher than 0.45V

during normal operation.




Figure 1. Chip Enable Function

SoftStart

A built-in Soft Start is used to prevent surge current from power supply input during turn on (referring to the Functional Block Diagram). The error amplifier is a three-input device. Reference voltage V_{REF} or the internal soft start voltage SS whichever is smaller dominates the behavior of the non-inverting inputs of the error amplifier. SS internally ramps up to 0.6V in 2.7ms for uP6101A (to 0.8V in 3.4ms for uP6101B; to 0.8V in 5.4ms for uP6101C) after the softstart cycle is initiated. The ramp is created digitally, so there will be 100 small discrete steps. Accordingly, the output voltage will follow the SS signal and ramp up smoothly to its target level.

The SS signal keeps ramping up after it exceeds the internal 0.6 (0.8V for uP6101B/C) reference voltage. However, the internal 0.6V (0.8V for uP6101B/C) reference voltage takes over the behavior of error amplifier after $SS > V_{REF}$. When the SS signal climb to its ceiling voltage (4.2V), the uP6101 claims the end of softstart cycle and enable the under voltage protection of the output voltage.

Figure 2 shows a typical start up interval for uP6101A where the COMP/EN pin has been released from a grounded (system shutdown) state.

The internal 80uA current source starts charge the compensation network after the COMP/EN pin is released from grounded at T1. The COMP/EN exceeds 0.3V and enable the uP6101A at T2. The COMP/EN continues ramping up and stays at 0.45V before the SS starts ramping up at T3. The uP6101A initializes itself such as current limit level setting (see the relative section) during the time interval between T2 and T3. The output voltage follows the

internal SS and ramps up to its final level during T3 and T4. At T4, the reference voltage V_{REF} takes over the behavior of the error amplifier as the internal SS crosses V_{REF} . The internal SS keeps ramping up and stay at 4.2V at T5, where the uP6101A asserts the end of softstart cycle.





Figure 2. Softstart Behavior of uP6101A.

Power Input Detection

The uP6101 detects PHASE voltage for the present of power input when the UGATE turns on the first time. If the PHASE voltage does not exceed 2.0V when the UGATE turns on, the uP6101 asserts that power input in not ready and stops the softstart cycle. However, the internal SS continues ramping up to VDD. Another softstart is initiated after SS ramps up to VDD. The hiccup period is about 8ms. Figure 3 shows the start up interval where V_{IN} does not present initially.




Figure 3. Softstart where V_{IN} does not Present Initially.

Output Voltage Selection

The output voltage can be programmed to any level between the 0.6V internal reference (0.8V for uP6101B/C), up to the 80% of V_{IN} supply. The lower limitation of output voltage is caused by the internal reference. The upper limitation of the output voltage is caused by the maximum available duty cycle (80% typical). This is to leave enough time for overcurrent detection. Output voltage out of this range is not allowed.

An voltage divider sets the output voltage (refer to the Typical Application Circuit on page 1 for detail). In real applications, choose R1 in 100Ω ~ 10kΩ range and choose appropriate R2 according to the desired output voltage.

$$V_{OUT} = V_{REF} \times \frac{R1+R2}{R2} = 0.6V \times \frac{R1+R2}{R2} \quad \text{uP6101A}$$

$$V_{OUT} = V_{REF} \times \frac{R1+R2}{R2} = 0.8V \times \frac{R1+R2}{R2} \quad \text{uP6101B/C}$$

Overcurrent Protection (OCP)

The uP6101 detects voltage drop across the lower MOSFET (V_{PHASE}) for overcurrent protection when it is turned on. If V_{PHASE} is lower than the user-programmable voltage V_{OCP} , the uP6101 asserts OCP and shuts down the converter. The OCP level can be calculated according the on-resistance of the lower MOSFET used.

$$I_{OCP} = \frac{V_{OCP}}{R_{DS(ON)}} \quad (A)$$

Connecting a resistance from LGATE to GND selects the appropriate V_{OCP} as shown in Table 1. Also shown in Table 1 is OCP level if a lower MOSFET with $10\text{m}\Omega R_{\text{DS(ON)}}$ is used.

Table 1. OCP Level Selection

$R_{\text{OCP}} (\Omega)$	open	42k	26k	10k
$V_{\text{OCP}} (\text{mV})$	-375	-300	-225	-150
$I_{\text{OCP}} (\text{A})$	37.5	25	22.5	15

When programming the OCP level, take into consideration the conditions that affect $R_{\text{DS(ON)}}$ of the lower MOSFET, including operation junction temperature, gate driving voltage and distribution. Consider the $R_{\text{DS(ON)}}$ at maximum operation temperature and lowest gate driving voltage.

Another factor should taken into consideration is the ripple of the inductor current. The current near the valley of the ripple current is used for OCP, resulting the averaged OCP level a little higher than the calculated value.

Absolute Maximum Rating

Supply Input Voltage, V_{CC} (Note 1)	-0.3V to +15V
PHASE, LGATE to GND	
DC	-1V to 15V
< 200ns	-5V to 30V
UGATE to PHASE	-0.3 to 15V
BOOT to GND	
DC	-0.3V to PHASE +15V
< 200ns	-0.3V to 42V
Other Pins	-0.3V to +6V
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Lead Temperature (Soldering, 10 sec)	260°C
ESD Rating (Note 2)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V

Thermal Information

Package Thermal Resistance (Note 3)	
θ_{JA} SOP-8	160°C/W
θ_{JC} SOP-8	39°C/W
θ_{JA} PSOP-8	50°C/W
θ_{JC} PSOP-8	5°C/W
Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$	
SOP-8	0.625W
PSOP-8	2.0W

Recommended Operation Conditions

Operating Junction Temperature Range (Note 4)	-40°C to +125°C
Operating Ambient Temperature Range	-40°C to +85°C
Supply Input Voltage, V_{CC}	+4.5V to 13.2V

Electrical Characteristics

($V_{CC} = 12\text{V}$, $T_A = 25^\circ\text{C}$, unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Supply Input						
Supply Voltage	V_{CC}		4.5	--	13.2	V
Supply Current	I_{CC}	UGATE and LGATE Open; $V_{CC} = 12\text{V}$, Switching	--	5	--	mA
Quiescent Supply Current	$I_{CC,Q}$	$V_{FB} = V_{REF} + 0.1\text{V}$, No Switching	--	4	--	mA
Power Input Voltage	V_{IN}		3.0	--	13.2	V
Power On Reset						
POR Threshold	V_{CCRTH}	V_{CC} rising	4.0	4.2	4.4	V
POR Hysteresis	V_{CCHYS}		--	0.5	--	V

Electrical Characteristics


Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Oscillator						
Free Running Frequency	f_{OSC}	For uP6101A/B	270	300	330	kHz
		For uP6101C	180	200	220	
Ramp Amplitude	DV_{OSC}	$V_{CC} = 12V$	--	1.8	--	V_{P-P}
Error Amplifier						
Open Loop DC Gain	AO	Guaranteed by Design	55	70	--	dB
Gain-Bandwidth Product	GBW	Guaranteed by Design	--	10	--	MHz
Slew Rate	SR	Guaranteed by Design	3	6	--	V/us
Transconductance			--	800	1100	$\mu A/V$
Output Source Current		$V_{FB} < V_{REF}$	80	120	--	μA
Output Sink Current		$V_{FB} > V_{REF}$	80	120	--	μA
Input Offset Voltage			-2.0	0	2.0	mV
Input Bias Current			--	0.1	1.0	nA
PWM Controller Gate Drivers						
Upper Gate Source	I_{UG_SRC}	$V_{BOOT} - V_{PHASE} = 12V, V_{BOOT} - V_{UGATE} = 6V$	--	-1	--	A
Upper Gate Sink	I_{UG_SNK}	$V_{BOOT} - V_{PHASE} = 12V, V_{BOOT} - V_{UGATE} = 6V$	--	1.5	--	A
Upper Gate Sink	R_{UGATE}	$V_{UGATE} - V_{PHASE} = 1V$	--	2	4	W
Lower Gate Source	I_{LG_SRC}	$V_{CC} - V_{LGATE} = 6V$	--	-1	--	A
Lower Gate Sink	I_{LG_SNK}	$V_{LGATE} = 6V$	--	1.5	--	A
Lower Gate Sink	R_{LGATE}	$V_{LGATE} = 1V$	--	2	4	W
PHASE Falling to LGATE Rising Delay		$V_{PHASE} < 1.2V$ to $V_{LGATE} > 1.2V$	--	30	--	ns
LGATE Falling to UGATE Rising Delay		$V_{LGATE} < 1.2V$ to $(V_{UGATE} - V_{PHASE}) > 1.2V$	--	30	--	ns
Minimum Duty Cycle			--	0	--	%
Maximum Duty Cycle			70	75	80	%
Reference Voltage						
Nominal Feedback Voltage	V_{FB}	$V_{CC} = 12V, V_{COMP} = 1.6V, uP6101A$	0.591	0.6	0.609	V
		$V_{CC} = 12V, V_{COMP} = 1.6V, uP6101B/C$	0.788	0.8	0.812	V
Protection						
Under Voltage Protection	V_{FB_UVP}		0.3	0.4	0.5	V
Over Current Threshold	V_{PHASE}	$R_{LGATE} = open$	--	-375	--	mV
Soft-Start Interval	T_{SS}	uP6101A	--	2.7	--	ms
		uP6101B	--	3.4	--	
		uP6101C	--	5.4	--	
Enable Threshold	$V_{COMP/EN}$		0.3	0.4	0.5	V

Electrical Characteristics

- Note 1.** Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2.** Devices are ESD sensitive. Handling precaution recommended.
- Note 3.** θ_{JA} is measured in the natural convection at $T_A = 25^\circ\text{C}$ on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.
- Note 4.** The device is not guaranteed to function outside its operating conditions.


Typical Operation Characteristics

Power On Waveforms




1ms/Div
No Load; $C_{OUT} = 1000\mu F$, uP6101A

Power Off Waveforms




5us/Div
 $I_{LOAD} = 15A$; $C_{OUT} = 1000\mu F$

Turn On Waveforms




1ms/Div
No Load; $C_{OUT} = 1000\mu F$, uP6101A

Turn Off Waveforms




5us/Div
 $I_{LOAD} = 15A$; $C_{OUT} = 1000\mu F$

Load Transient Response



10us/Div
 $I_{LOAD} 0A \Leftrightarrow 20A$; 2.5A/us


Load Transient Response Response




5us/Div
 $I_{LOAD} 0A \Rightarrow 20A$; 2.5A/us

Typical Operation Characteristics


Load Transient Response




UGATE Trun Off Waveforms




UGATE Turn Off Waveforms




UGATE Turn On Waveforms



UGATE Turn On Waveforms




Line Regulation




Typical Operation Characteristics


Load Regulation




Switching Frequency vs. Input Voltage



Output Voltage vs. Temperature



Switching Frequency vs. Temperature



Application Information

Component Selection Guidelines

The selection of external component is primarily determined by the maximum load current and begins with the selection of power MOSFET switches. The desired amount of ripple current and operating frequency largely determines the inductor value. Finally, C_{IN} is selected for its capability to handle the large RMS current into the converter and C_{OUT} is chosen with low enough ESR to meet the output voltage ripple and transient specification.

Power MOSFET Selection

The uP6101 requires two external N-channel power MOSFETs for upper (controlled) and lower (synchronous) switches. Important parameters for the power MOSFETs are the breakdown voltage $V_{(BR)DSS}$, on-resistance $R_{DS(ON)}$, reverse transfer capacitance C_{RSS} , maximum current $I_{DS(MAX)}$, gate supply requirements, and thermal management requirements.

The gate drive voltage is supplied by VCC pin that receives 4.5V~13.2V supply voltage. When operating with a 7~13.2V power supply for VCC, a wide variety of NMOSFETs can be used. Logic-level threshold MOSFET should be used if the input voltage is expected to drop below 7V. Caution should be exercised with devices exhibiting very low $V_{GS(ON)}$ characteristics. The shoot-through protection present aboard the uP6101 may be circumvented by these MOSFETs if they have large parasitic impedances and/or capacitances that would inhibit the gate of the MOSFET from being discharged below its threshold level before the complementary MOSFET is turned on. Also avoid MOSFETs with excessive switching times; the circuitry is expecting transitions to occur in under 30ns or so.

In high-current applications, the MOSFET power dissipation, package selection and heatsink are the dominant design factors. The power dissipation includes two loss components: conduction loss and switching loss. The conduction losses are the largest component of power dissipation for both the upper and the lower MOSFETs. These losses are distributed between the two MOSFETs according to duty cycle. Since the uP6101 is operating in continuous conduction mode, the duty cycles for the MOSFETs are:

$$D_{UP} = \frac{V_{OUT}}{V_{IN}}; D_{LOW} = \frac{V_{IN} - V_{OUT}}{V_{IN}}$$

The resulting power dissipation in the MOSFETs at maximum output current are:

$$P_{UP} = I_{OUT}^2 \times R_{DS(ON)} \times D_{UP} + 0.5 \times I_{OUT} \times V_{IN} \times T_{SW} \times f_{OSC}$$

$$P_{LOW} = I_{OUT}^2 \times R_{DS(ON)} \times D_{LOW}$$

where T_{SW} is the combined switch ON and OFF time.

Both MOSFETs have I^2R losses and the upper MOSFET includes an additional term for switching losses, which are largest at high input voltages. The lower MOSFET losses are greatest when the bottom duty cycle is near 100%, during a short-circuit or at high input voltage. These equations assume linear voltage current transitions and do not adequately model power loss due the reverse-recovery of the lower MOSFET's body diode.

Ensure that both MOSFETs are within their maximum junction temperature at high ambient temperature by calculating the temperature rise according to package thermal-resistance specifications. A separate heatsink may be necessary depending upon MOSFET power, package type, ambient temperature and air flow.

The gate-charge losses are mainly dissipated by the uP6101 and don't heat the MOSFETs. However, large gate charge increases the switching interval, T_{SW} that increases the MOSFET switching losses. The gate-charge losses are calculated as:

$$P_{G_C} = V_{CC} \times (V_{CC} \times (C_{ISS_UP} + C_{ISS_LO}) + V_{IN} \times C_{RSS_UP}) \times f_{OSC}$$

where C_{ISS_UP} is the input capacitance of the upper MOSFET, C_{ISS_LOW} is the input capacitance of the lower MOSFET, and C_{RSS_UP} is the reverse transfer capacitance of the upper MOSFET. Make sure that the gate-charge loss will not cause over temperature at uP6101, especially with large gate capacitance and high supply voltage.

Output Inductor Selection

Output inductor selection usually is based on the considerations of inductance, rated current, size requirements and DC resistance (DCR).

Given the desired input and output voltages, the inductor value and operating frequency determine the ripple current:

$$\Delta I_L = \frac{1}{f_{OSC} \times L_{OUT}} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Lower ripple current reduces core losses in the inductor, ESR losses in the output capacitors and output voltage ripple. Highest efficiency operation is obtained at low frequency with small ripple current. However, achieving this requires a large inductor. There is a tradeoff between component size, efficiency and operating frequency. A reasonable starting point is to choose a ripple current that is about 20% of $I_{OUT(MAX)}$.

There is another tradeoff between output ripple current/voltage and response time to a transient load. Increasing the value of inductance reduces the output ripple current and voltage. However, the large inductance values reduce the converter's response time to a load transient.

Application Information

Maximum current ratings of the inductor are generally specified in two methods: permissible DC current and saturation current. Permissible DC current is the allowable DC current that causes 40°C temperature raise. The saturation current is the allowable current that causes 10% inductance loss. Make sure that the inductor will not saturate over the operation conditions including temperature range, input voltage range, and maximum output current.

The size requirements refer to the area and height requirement for a particular design. For better efficiency, choose a low DC resistance inductor. DCR is usually inversely proportional to size.

Input Capacitor Selection

The synchronous-rectified Buck converter draws pulsed current with sharp edges from the input capacitor, resulting in ripples and spikes at the input supply voltage. Use a mix of input bypass capacitors to control the voltage overshoot across the MOSFETs. Use small ceramic capacitors for high frequency decoupling and bulk capacitors to supply the current needed each time upper MOSFET turns on. Place the small ceramic capacitors physically close to the MOSFETs to avoid the stray inductance along the connection trace.

The important parameters for the bulk input capacitor are the voltage rating and the RMS current rating. For reliable operation, select the bulk capacitor with voltage and current ratings above the maximum input voltage and largest RMS current required by the circuit. The capacitor voltage rating should be at least 1.25 times greater than the maximum input voltage and a voltage rating of 1.5 times is a conservative guideline. The RMS current rating requirement for the input capacitor of a buck converter is calculated as:

$$I_{IN(RMS)} = I_{OUT(MAX)} \frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{IN(RMS)} = I_{OUT(RMS)}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.

For a through-hole design, several electrolytic capacitors may be needed. For surface mount designs, solid tantalum capacitors can also be used, but caution must be exercised with regard to the capacitor surge current rating. These capacitors must be capable of handling the surge-current

at power-up. Some capacitor series available from reputable manufacturers are surge current tested.

Output Capacitor Selection

The selection of C_{OUT} is primarily determined by the ESR required to minimize voltage ripple and load step transients. The equivalent ripple current into the output capacitor is half of the inductor ripple current while the equivalent frequency is double of phase operation frequency due to two phase operation. The output ripple ΔV_{OUT} is approximately bounded by:

$$\Delta V_{OUT} = \frac{\Delta I_L}{2} \left(ESR + \frac{1}{16 \times f_{OSC} \times C_{OUT}} \right)$$

Since ΔI_L increases with input voltage, the output ripple is highest at maximum input voltage. Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering and has the necessary RMS current rating. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements.

The load transient requirements are a function of the slew rate (di/dt) and the magnitude of the transient load current. These requirements are generally met with a mix of capacitors and careful layout. Modern components and loads are capable of producing transient load rates above 1A/ns. High frequency capacitors initially supply the transient and slow the current load rate seen by the bulk capacitors. The bulk filter capacitor values are generally determined by the ESR (Effective Series Resistance) and voltage rating requirements rather than actual capacitance requirements.

High frequency decoupling capacitors should be placed as close to the power pins of the load as physically possible. Be careful not to add inductance in the circuit board wiring that could cancel the usefulness of these low inductance components. Consult with the manufacturer of the load on specific decoupling requirements.

Use only specialized low-ESR capacitors intended for switching-regulator applications for the bulk capacitors. The bulk capacitor's ESR will determine the output ripple voltage and the initial voltage drop after a high slew-rate transient. An aluminum electrolytic capacitor's ESR value is related to the case size with lower ESR available in larger case sizes.

Bootstrap Capacitor Selection

An external bootstrap capacitor C_{BOOT} connected to the BOOT pin supplies the gate drive voltage for the upper MOSFET. This capacitor is charged through the internal diode when the PHASE node is low. When the upper MOSFET turns on, the PHASE node rises to V_{IN} and the

Application Information

BOOT pin rises to approximately $V_{IN} + V_{CC}$. The boot capacitor needs to store about 100 times the gate charge required by the upper MOSFET. In most applications 0.47 μ F to 1 μ F, X5R or X7R dielectric capacitor is adequate.

Feedback Loop Compensation

Figure 4 highlights the voltage-mode control loop for a synchronous-rectified buck converter consisting of uP6101. The control loop includes a compensator and a modulator, where the modulator consists of the PWM comparator, the power stage amplifier and the output filter; the compensator consists of the error amplifier and compensating network. A well-designed feedback loop tightly regulates the output voltage (V_{OUT}) to the reference voltage V_{REF} with fast response to load/line transient and good stability. The goal of the compensation network is to provide and the highest 0dB crossing frequency and adequate phase margin (greater than 45 degrees). It is also recommended to manipulate loop frequency response that its gain crosses over 0dB at a slope of -20dB/dec.




Figure 4. Voltage Control Loop Using uP6101.

Modulator Break Frequency Equations

The error amplifier output (V_{COMP}) is compared with the oscillator (OSC) sawtooth waveform to provide a pulse-width modulated (PWM) waveform with an amplitude of V_{IN} at the PHASE node. The PWM waveform is smoothed by the output filter (L_{OUT} and C_{OUT}). The modulator transfer function is the small-signal transfer function of V_{OUT}/V_{COMP} . This function is dominated by a DC Gain and the output filter (L_{OUT} and C_{OUT}), with a double pole break frequency at F_{LC} and a zero at F_{ESR} . The DC Gain of the modulator is simply the input voltage (V_{IN}) divided by the peak-to-peak oscillator voltage ΔV_{OSC} .

The output LC filter introduces a double pole, 40dB/decade gain slope above its corner resonant frequency, and a total phase lag of 180 degrees. The resonant frequency of the LC filter expressed as:

$$F_{LC} = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}$$

The ESR zero is contributed by the ESR associated with the output capacitor. Note that this requires that the output capacitor should have enough ESR to satisfy stability requirements as described in the later sections. The ESR zero of the output capacitor expressed as:

$$F_{ESR} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$

Figure 5 illustrates frequency response of a typical modulator using uP6101.




Figure 5. Frequency Response of Modulator.

2) Compensator Frequency Equations

The uP6101 adopts an operational transconductance amplifier (OTA) as the error amplifier as shown in Figure 6.




Figure 6. Operational Transconductance Amplifier.

The **transconductance** is defined as:

$$GM = \frac{\Delta I_{OUT}}{\Delta V_M}$$

where $\Delta V_M = (EA+) - (EA-)$; $\Delta I_{OUT} = E/A$ output current.

Application Information

Figure 7 illustrates a type II compensation network using OTA. The compensation network consists of the error amplifier and the impedance networks Z_{FB} and Z_{COMP} .




Figure 7. Type II Compensation Network Using OTA.

The compensator transfer function is the small-signal transfer function of V_{COMP}/V_{OUT} . This function is dominated by a Mid-Band Gain and compensation network Z_{COMP} , with a pole at F_{P1} and a zero at F_{Z1} . The Mid-Band Gain of the compensation is expressed as:

$$\text{Mid_Band_Gain} = \frac{R2}{R2 \times R3} \times R1 \times GM$$

The equations below relate the compensation network's pole and zero to the components (R1, C1, and C2) in Figure 8.

$$F_{P1} = \frac{1}{2\pi \times R1 \times \left(\frac{C1 \times C2}{C1 + C2}\right)}; F_{Z1} = \frac{1}{2\pi \times R1 \times C1}$$




Figure 8. Frequency Response of Type II Compensation.

Figure 9 shows the DC-DC converter's gain vs. frequency. Careful design of Z_{COMP} and Z_{FB} provides tight regulation and fast response to load/line transient with good stability. Follow the guidelines for locating the poles and zeros of the compensation network.

1. Pick Mid-Band Gain (R1) for desired converter bandwidth.
2. Place Zero (C1) below LC double pole (~25% F_{LC}).

3. Place Pole (C2) at half the switching frequency.
4. Check gain against error amplifier open loop gain.
5. Estimate phase margin - repeat if necessary.




Figure 9. Frequency Response of Type II Compensation.

Design Example

As a design example, take a power supply with the following specifications:

$V_{IN} = 10.8V$ to $13.2V$ (12V nominal), $V_{OUT} = 1.2V \pm 5\%$, $I_{OUT(MAX)} = 20A$, $f_{OSC} = 300kHz$ (uP6101A/B)/200kHz(uP6101C), $\Delta V_{OUT} = 20mV$, bandwidth = 50kHz.

1.) Power Component Selection

First, choose the inductor for about 20% ripple current at the maximum V_{IN} :

$$\Delta I_L = \frac{1}{f_{OSC} \times L_{OUT}} \times V_{OUT} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

$$\Delta I_L = 20A \times 20\% = \frac{1}{300kHz \times L_{OUT}} \times 1.2V \times \left(1 - \frac{1.2V}{13.2V}\right)$$

$$L_{OUT} = 0.9 \mu H$$

Selecting a standard value of 1.0uH results in a maximum ripple current of 3.6A.

Choose two 1000uF capacitors with 10mΩ ESR in parallel to yield equivalent ESR = 5mΩ. The output ripple voltage is about 18mV accordingly. An optional 22uF ceramic output capacitor is recommended to minimize the effect of ESL in the output ripple.

The modulator DC gain and break frequencies are calculated as:

$$\text{DC Gain} = 20 \times \log\left(\frac{V_{IN}}{\Delta V_{OSC}}\right) = 20 \times \log\left(\frac{12}{1.8}\right) = 16.5dB$$

$$F_{LC} = \frac{1}{2\pi \sqrt{1 \times 10^{-6} \times 2000 \times 10^{-6}}} = 3.56kHz$$

$$F_{ESR} = \frac{1}{2\pi \times 5 \times 10^{-3} \times 2000 \times 10^{-6}} = 16\text{kHz}$$

2.) Compensation

Select R2 = 10kΩ and R3 = 5kΩ to set output voltage as 1.2V. R2 and R3 do not affect the compensation, 1kΩ ~ 10kΩ is adequate for the application.

The modulator gain at zero-crossing frequency (50kHz) is calculated as -19.5dB. This demands a compensator with mid-band gain as 19.5dB. Select R1 as:

$$R1 = \frac{10^{(19.5/20)} \times V_{OUT}}{GM \times V_{REF}} = 17.7\text{k}\Omega$$

Select C1 = 10nF to place $F_{z1} = 0.9\text{kHz}$, about one fourth of the LC double pole.

Select C2 = 68pF to place $F_{p1} = 133\text{kHz}$, about half of the switching frequency.

Figure 11 shows the result loop gain vs. frequency relation.




Figure 11. Gain vs. Frequency for the Design Example.

Type III Compensation

The ESR zero plays an important role in type II compensation. Output capacitors with low ESR and small capacitance push the ESR zero to high frequency band. If the ESR zero is ten times higher than the LC double pole, the double pole may cause the loop phase close to 180° and make the control loop unstable. A type II compensation cannot stabilize the loop since it has only one zero.

A type III compensation network as shown in Figure 12 that features 2 poles and 2 zeros is necessary for such applications where ESR zero is far away from the LC double pole. Adding a feedforward capacitor C3 on original type II compensation network introduces an additional pole-zero pair (Z2 and P2) as illustrated in Figure 13. The new pole-zero pair are expressed as:

$$Z2 = \frac{1}{2\pi \times R3 \times C3}; P2 = \frac{1}{2\pi \times C3 \times (R2 \times R3)/(R2 + R3)}$$




Figure 12. Type III Compensation Network.

While the Mid-Band Gain remains unchanged, the additional pole-zero pair causes a gain boost at the flat gain region. The gain-boost is limited by the ratio (R1 + R2)/R2. Figures 14 shows the DC-DC converter's gain vs. frequency.




Figure 13. Loop Gain of Type III Compensation Network.




Figure 14. Frequency Response of Type III Compensation.

Application Information

Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, V_{OUT} immediately shifts by an amount equal to $\Delta I_{LOAD} \times (ESR)$, where ESR is the effective series resistance of C_{OUT} . ΔI_{LOAD} also begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value.

During this recovery time, V_{OUT} can be monitored for overshoot or ringing that would indicate a stability problem.


PCB Layout Considerations

High speed switching and relatively large peak currents in a synchronous-rectified buck converter make the PCB layout a very important part of design. Fast current switching from one device to another in a synchronous-rectified buck converter causes voltage spikes across the interconnecting impedances and parasitic circuit elements. The voltage spikes can degrade efficiency and radiate noise that result in overvoltage stress on devices. Careful component placement layout and printed circuit board design minimizes the voltage spikes induced in the converter.




Follow the layout guidelines for optimal performance of uP6101.

- 1 The upper and lower MOSFETs turn on/off and conduct pulsed current alternatively with high slew rate transition. Any inductance in the switched current path generates a large voltage spike during the switching. The interconnecting wires indicated by red heavy lines conduct pulsed current with sharp transient and should be part of a ground or power plane in a printed circuit board to minimize the voltage spike. Make all the connection the top layer with wide, copper filled areas.
- 2 Place the power components as physically close as possible.
 - 2.1 Place the input capacitors, especially the high frequency ceramic decoupling capacitors, directly to the drain of upper MOSFET and the source of the lower MOSFET. To reduce the ESR replace the single input capacitor with two parallel units
 - 2.2 Place the output capacitor between the converter and load.
- 3 Place the uP6101 near the upper and lower MOSFETs with UGATE and LGATE facing the power components. Keep the components connected to noise sensitive pins near the uP6101 and away from the inductor and other noise sources.
- 4 Use a dedicated grounding plane and use vias to ground all critical components to this layer. The ground plane layer should not have any traces and should be as close as possible to the layer with power MOSFETs. Use an immediate via to connect the components to ground plane including GND of uP6101. Use several bigger vias for power components.
- 5 Apply another solid layer as a power plane and cut this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes to maintain good voltage filtering and to keep power losses low. Also, for higher currents, it is recommended to use a multilayer board to help with heat sinking power components.
- 6 The PHASE node is subject to very high dV/dt voltages. Stray capacitance between this island and the surrounding circuitry tend to induce current spike and capacitive noise coupling. Keep the sensitive circuit away from the PHASE node and keep the PCB area small to limit the capacitive coupling. However, the PCB area should be kept moderate since it also acts as main heat convection path of the lower MOSFET.
- 7 The uP6101 sources/sinks impulse current with 2A peak to turn on/off the upper and lower MOSFETs. The connecting trace between the controller and gate/source of the MOSFET should be wide and short to minimize the parasitic inductance along the traces.
- 8 Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power component.
- 9 Provide local VCC decoupling between VCC and GND pins. Locate the capacitor, C_{BOOT} as close as possible to the BOOT and PHASE pins.

SOP-8 Package



Recommended Solder Pad Layout



Note

1. Package Outline Unit Description:

BSC: Basic. Represents theoretical exact dimension or dimension target

MIN: Minimum dimension specified.

MAX: Maximum dimension specified.

REF: Reference. Represents dimension for reference use only. This value is not a device specification.


TYP: Typical. Provided as a general value. This value is not a device specification.

2. Dimensions in Millimeters.




3. Drawing not to scale.

4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.

PSOP-8 Package



Recommended Solder Pad Layout



Note

1. Package Outline Unit Description:

BSC: Basic. Represents theoretical exact dimension or dimension target

MIN: Minimum dimension specified.

MAX: Maximum dimension specified.

REF: Reference. Represents dimension for reference use only. This value is not a device specification.

TYP: Typical. Provided as a general value. This value is not a device specification.

2. Dimensions in Millimeters.

3. Drawing not to scale.

4. These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.