μ PD8086/8088 CPU SYSTEM BUS CONTROLLER


DESCRIPTION

The μ PB8288 bus controller is for use in medium to large μ PD8086/8088 systems. This 20-pin bipolar component provides command and control timing generation, plus bipolar drive capability and optimal system performance. It provides both MultibusTM command signals and control outputs for the microprocessor system. There is an option to use the controller with a multi-master system bus and separate I/O bus.

FEATURES

- System Controller for μPD8086/8088 Systems
- Bipolar Drive Capability
- Provides Advanced Commands
- Tri-State Output Drivers
- Can be used with an I/O Bus
- Enables Interface to One or Two Multi-Master Buses
- 20-Pin Package

PIN CONFIGURATION



PIN NAMES


S0-S2	Status Input Pins
CLK	Clock
ALE	Address Latch Enable
DEN	Data Enable
DT/R	Data Transmit/Receive
ĀĒN	Address Enable
CEN	Command Enable
IOB	I/O Bus Mode
AIOWC	Advanced I/O Write
IOWC	I/O Write Command
IORC	I/O Read Command
AMWC	Advanced Memory Write
MWTC	Memory Write Command
MRDC	Memory Read Command
INTA	Interrupt Acknowledge
MCE/PDEN	Master Cascade/Peripheral Data Enable

TM — Multibus is a trademark of Intel Corp.

PIN IDENTIFICATION

PIN		PIN	FUNCTION		
NO.	SYMBOL	NAME	1 ONO HON		
1	IOB	I/O Bus Mode	Sets mode of μ PB8288, high for the I/O bus mode and low for the system bus mode.		
2	CLK	Clock	The clock signal from the µPB8284 clock generator synchronizes the generation of command and control signals.		
3, 19, 18	\$6, \$1, \$2	Status Input Pins	The µPB8288 decodes these status lines from the µPB8086 to generate command and control signals.When not in use,these pins are high.		
4	DT/R	Data Transmit/Receive	This signal is used to control the bus transceivers in a system. A high for writing to I/O or memory and a low for reading data.		
5	ALE	Address Latch Enable	This signal is used for controlling transparent D type latches (µPB8282/8283). It will strobe in the address on a high to low transition.		
6	AEN	Address Enable	In the I/O system bus mode, AEN enables the command outputs of the μPB8288 105 ns after it becomes active. If AEN is inactive, the command outputs are tri-stated.		
7	MRDC	Memory Read Command	This active low signal is for switch- ing the data from memory to the data bus.		
8	AMWC	Advanced Memory Write Command	This is an advanced write command which occurs early in the machine cycle, with timing the same as the read command.		
9	MWTC	Memory Write Command	This is the memory write command to transfer data bus to memory, but not as early as AMWC. (See timing waveforms.)		
11	TOWC	I/O Write Command	This command is for transferring information to I/O devices.		
12	AIOWC	Advanced I/O Write Command	This write command occurs earlier in the machine cycle than IOWC.		
13	IORC	I/O Read Command	This signal enables the CPU to read data from an I/O device.		
14	INTA	Interrupt Acknowledge	This is to signal an interupt- ing device to put the vector information on the data bus		
15	CEN	Command Enable	This signal enables all command and control outputs. If CEN is low, these outputs are inactive.		
16	DEN	Data Enable	This signal enables the data transceivers onto the bus.		
17	MCE/ PDEN	Master Cascade Enable Peripheral Data Enable	Dual function pin system. MC/E — In the bus mode, this signal is active during an interrupt sequence to read the cascade address from the master interrupt controller onto the data bus. PDEN — In the I/O bus mode, it enables the transceivers for the I/O bus just as DEN enables bus transceivers in the system bus mode.		

BLOCK DIAGRAM



CLK S₀ READY μPB8284 18 S2 110 RESET COMMAND 16 _{DEN} μPB8288 μPD8086/ BUS 8088 DT/R CPU ALE <u>I</u> 33 TO STB OF µPB8282/8283 LATCH TO T OF µPB8286/8287 TRANSCEIVER TO OE OF µPB8286/8287 TRANSCEIVER

ABSOLUTE MAXIMUM RATINGS*

Note: (1) With Respect to Ground.

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

µPB8288

The three status lines $(\overline{S0}, \overline{S1}, \overline{S2})$ from the μ PD8086 CPU are decoded by the command logic to determine which command is to be issued. The following chart shows the decoding:

FUNCTIONAL DESCRIPTION

$\overline{s_2}$	S ₁	<u>s</u> 0	μPD8086 State	μPB8288 Command
0	0	0	Interrupt Acknowledge	e INTA
0	0	1	Read I/O Port	IORC
0	1	0	Write I/O Port	TOWC, ATOWC
0	1	1	Halt	None
1	0	0	Code Access	MRDC
1	0	1	Read Memory	MRDC
1	1	0	Write Memory	MWTC, AMWC
1	1	1	Passive	None

There are two ways the command is issued depending on the mode of the μ PB8288.

The I/O bus mode is enabled if the IOB pin is pulled high. In this mode, all I/O command lines are always enabled and not dependent upon $\overline{\text{AEN}}$. When the processor sends out an I/O command, the μ PB8288 activates the command lines using $\overline{\text{PDEN}}$ and $\overline{\text{DT/R}}$ to control any bus transceivers.

This mode is advantageous if I/O or peripherals dedicated to one microprocessor are in a multiprocessor system, allowing the μ PB8288 to control two external buses. No waiting is required when the CPU needs access to the I/O bus, as an \overline{AEN} low signal is needed to gain normal memory access.

If the IOB pin is tied to ground, the μ PB8288 is in the system bus mode. In this mode, command signals are dependent upon the \overline{AEN} line. Thus the command lines are activated 105 ns after the \overline{AEN} line goes low. In this mode, there must be some bus arbitration logic to toggle the \overline{AEN} line when the bus is free for use. Here, both memory and I/O are shared by more than one processor, over one bus, with both memory and I/O commands waiting for bus arbitration.

Among the command outputs are some advanced write commands which are initiated early in the machine cycle and can be used to prevent the CPU from entering unnecessary wait states.

The INTA signal acts as an I/O read during an interrupt cycle. This is to signal the interrupting device that its interrupt is being acknowledged, and to place the interrupt vector on the data bus.

The control outputs of the μ PB8288 are used to control the bus transceivers in a system. DT/ \overline{R} determines the direction of the data transfer, and DEN is used to enable the outputs of the transceiver. In the IOB mode the MCE/ \overline{PDEN} pin acts as a dedicated data enable signal for the I/O bus.

The MCE signal is used in conjunction with an interrupt acknowledge cycle to control the cascade address when more than one interrupt controller (such as a μ PD8259A) is used. If there is only one interrupt controller in a system, MCE is not used as the INTA signal gates the interrupt vector onto the processor bus. In multiple interrupt controller systems, MCE is used to gate the μ PD8259A's cascade address onto the processors local bus, where ALE strobes it into the address latches. This occurs during the first INTA cycle. During the second INTA cycle the addressed slave μ PD8259A gates its interrupt vector onto the processor bus.

The ALE signal occurs during each machine cycle and is used to strobe data into the address latches and to strobe the status $(\overline{S0}, \overline{S1}, \overline{S2})$ into the μ PB8288. ALE also occurs during a halt state to accomplish this.

The CEN (Command Enable) is used to control the command lines. If pulled high the μ PB8288 functions normally and if grounded all command lines are inactive.

DC CHARACTERISTICS Vcc = 5V ± 10%, Ta = 0°C to 70°C

PARAMETER	SYMBOL	MIN	MAX	UNIT	TEST CONDITIONS
Input Clamp Voltage	vc		-1	٧	IC = -5 mA
Power Supply Current	¹cc		230	mA	
Forward Input Current	lF		-0.7	mA	V _F = 0.45V
Reverse Input Current	I _R		50	μА	V _R = V _{CC}
Output Low Voltage — Command Outputs Control Outputs	VOL		0.5 0.5	> >	I _{OL} = 32 mA I _{OL} = 16 mA
Output High Voltage — Command Outputs Control Outputs	Vон	2.4 2.4		V V	l _{OH} = -5 mA l _{OH} = -1 mA
Input Low Voltage	VIL		0.8	٧	
Input High Voltage	VIН	2.0		V	
Output Off Current	lOFF		100	μА	V _{OFF} = 0.4 to 5.25V


AC CHARACTERISTICS Vcc = 5V ± 10%, Ta = 0°C to 70°C


TIMING REQUIREMENTS

PARAMETER	SYMBOL	MIN	MAX	UNIT	LOADING
CLK Cycle Period	TCLCL	125		ns	
CLK Low Time	TCLCH	66		· ns	
CLK High Time	TCHCL	40		ns	
Status Active Setup Time	тѕусн	65		ns	
Status Active Hold Time	TCHSV	10		ns	
Status Inactive Setup Time	TSHCL	55		ns	
Status Inactive Hold Time	TCLSH	10		ns	

TIMING RESPONSES


PARAMETER	SYMBOL	MIN	MAX	UNIT	LOADING
Control Active Delay	TCVNV	5	45	ns	
Control Inactive Delay	TCVNX	10	45	ns	
ALE MCE Active Delay (from CLK)	TCLLH, TCLMCH		15	ns	
ALE MCE Active Delay (from Status)	TSVLH, TSVMCH		15	ns	MRDC
ALE Inactive Delay	TCHLL		15	ns	IORC
Command Active Delay	TCLML	10	35	ns	
Command Inactive Delay	TCLMH	10	35	ns	$\overline{\text{IOWC}}$ $I_{\text{OL}} = 32 \text{ mA}$
Direction Control Active Delay	TCHDTL		50	ns	INTA CL = 300 pF
Direction Control Inactive Delay	TCHDTH		30	ns	AMWC
Command Enable Time	TAELCH		40	ns	AIOWC)
Command Disable Time	TAEHCZ		40	ns	
Enable Delay Time	TAELCV	105	275	ns	I _{OL} = 16 mA
AEN to DEN	TAEVNV		20	ns	Other IOH = -1 mA
CEN to DEN, PDEN	TCEVNV		20	ns	C _L = 80 pF
CEN to Command	TCELRH		TCLML	ns	





NOTES:


- ADDRESS/DATA BUS IS SHOWN ONLY FOR REFERENCE PURPOSES.
 LEADING EDGE OF ALE AND MCE IS DETERMINED BY THE FALLING EDGE OF CLK OR STATUS GOING ACTIVE, WHICHEVER OCCURS LAST.
- (3) ALL TIMING MEASUREMENTS ARE MADE AT 1.5V UNLESS SPECIFIED OTHERWISE.




DEN, POEN QUALIFICATION TIMING

μPB8288


μPB8288 ADDRESS ENABLE
(AEN) TIMING
(3-STATE ENABLE/DISABLE)




TEST LOAD CIRCUITS




3-STATE COMMAND OUTPUT TEST LOAD



μPB8288






PACKAGE OUTLINES μPB8288C

Plastic

ITEM	MILLIMETERS	INCHES
Α	23.2 MAX.	0.91 MAX.
В	1.44	0.055
С	2.54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
н	0.5 MIN.	0.02 MIN.
Ī	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
K	7.62	0.3
L	6.7	0.26
М	0.25	0.01





Cerdip

ITEM	MILLIMETERS	INCHES
Α	23.2 MAX.	0.91 MAX.
В	1,44	0.055
С	2,54	0.1
D	0.45	0.02
E	20.32	0.8
F	1.2	0.06
G	2.5 MIN.	0.1 MIN.
Н	0.5 MIN.	0.02 MIN.
ı	4.6 MAX.	0.18 MAX.
J	5.1 MAX.	0.2 MAX.
K	7.62	0.3
L	6.7	0.26
М	0.25	0.01