

# BIPOLAR INTEGRATED CIRCUIT $\mu PC1823A$

# PLL IF SIGNAL PROCESSOR FOR TV

The  $\mu$ PC1823A is an IF (Intermediate Frequency) signal processor for TV. This LSI contains PIF (Picture IF) and SIF (Sound IF) processing function in one chip, and support not only PAL-B/G but SECAM-L system.

The fine DG (Differential Gain) and DP (Differential Phase) characteristics are achieved by PLL (Phase Locked Loop) synchronizing picture detection circuit.

The  $\mu$ PC1823A is designed for MULTISTANDARD and PAL/SECAM standard TV. Almost alignment and switches functions except VCO (Voltage Controlled Oscillator) are controlled through I<sup>2</sup>C bus control. This LSI is molded in 42 pins plastic SDIP (600mil).

#### **FEATURES**

- · System: PAL-B/G, SECAM-L system in one chip.
- The filter for AFT (Automatic Fine Tuning) is not necessary.
- PLL synchronizing detection for PIF processing.
   Fine DG and DP characteristics are achieved (DG: 2%, DP: 2deg typ.).
- PLL split carrier system for SIF processing.
   High input sensitivity and fine BUZZ characteristics are achieved.
- Keyed AGC is equipped for SECAM-L, and Peak AGC for PAL-B/G.
   On chip Keyed pulse generator reduces external components.
- On chip AM (Amplitude Modulation) sound detector is equipped for SECAM-L, and FM (Frequency Modulation) sound detector is equipped for PAL-B/G.
- · AFT polality switch is on chip.
- Built-in I2C bus interface circuit.

Almost alignment except VCO are controlled through I<sup>2</sup>C bus.

IF AGC for SECAM-L is controlled by 6 bit D/A.

RF AGC is controlled by 6 bit D/A.

7 switches are controlled.

#### ORDERING INFORMATION

Part Number	Package	Quality Grade
μPC1823ACU	42-pin plastic SHD (600mil)	Standa <b>rd</b>

Purchase of NEC I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.


The information in this document is subject to change without notice.

Document No. ID-3085 (O.D.No. ) Date Published July 1992 P Printed in Japan

© NEC Corporation 1992

www.DataSheet4U.com

DataSheet4U.com



DataShe

2

www.DataSheet4U.com

# PIN CONNECTION (Top View)

					•	
SIF GND	1	SGND		ال spo	42	SOUND DET OUTPUT
SIF AGC FILTER	2	SAGF		FMDI	41	FM DET INPUT
SIF Vcc	3	SVcc1		FMLO	40	FM LIMITER OUTPUT
SIF AMP Vcc	4	SVcc2		FMF	39	FM LIMITER FILTER
SIF AM INPUT	5	SAMI		FMLI	38	FM LIMITER INPUT
SIF AMP GND	6	SGND		SIDO	37	SIF DET OUTPUT
SIF FM INPUT	7	SFMI		PLGND	36	PLL VCO GND
PIF AMP Vcc	8	PVcc		PLL2	35	PLL VCO COIL
PIF AMP INPUT	9	PIFI1	μP	PLL1	34	PLL VCO COIL
PIF AMP INPUT	10	PIFI2	PC1823ACL	PLVcc	33	PLL VCO Vcc
PIF AMP GND	11	PGND	23/	APF	32	PLL APC FILTER
PIF AGC FILTER	12	PAGF1	ည်	VDO	31	VIDEO DET OUTPUT
PIF AGC FILTER	13	PAGF2		LDF	30	LOCK DET FILTER
AGC Vcc	14	AVcc		LH	29	VIDEO INV INPUT
RF AGC OUTPUT	15	RAGO		VIO	28	VIDEO INV OUTPUT
SIF TRAP SW OUT	16	ITSO		SSI	27	SYNC SEP INPUT
VCO FREQ SW OUT	17	VCFSO		AFO	26	AFT OUTPUT
SYNC SEP Vcc	18	SSVcc		32FHX	25	32fH X'tal
MUTE DET FILTER	19	MDF		PLSO	24	PLL LOCK SW OUTPUT
AFC FILTER	20	AFF		SDA	23	SDA
DIGITAL GND	21	DGND		SCL	22	SCL

et4U.com DataSheet4U.com DataShee

3

# PIN DESCRIPTION

Pin No.	Pin Name	Equivalent Circuit	Function
1	SIF GND (0V)		GND pin for AM detector, FM detector, FM limiter, SIF AGC and AF OUT
2	SIF AGC FILTER (8.4V)	Vcc 5kΩ 10μF	Capacitor connect pin of SIF AGC filter sets up to time constant of AGC.
3	SIF V∝ (9V)		Power supply for AM detector, FM detector, FM limiter, SIF AGC and AF OUT Vcc=8 to 10V
4	SIF AMP V∞ (9V)		Power supply for SIF amplifier Vα=8 to 10V
5	SIF INPUT (3.0V)	Vcc 1000 5 1.2kΩ 172Ω 5 5 5 5 5 5 5 5 7 8 10kΩ SiF INP	Input pin for SIF AM amplifier Input impedance is approximately 1kΩ
6	SIF AMP GND (0V)		GND pin for SIF amplifier
7	SIF FM INPUT (3.0V)	Similar to pin 5	Input pin for SIF FM amplifier Input impedance is approximately 1kΩ.
8	PIF AMP Vœ (9V)		Power supply for PIF amplifier Vcc=8 to 10V
9, 10	PIF AMP INPUT (2.4V)	1.2kΩ \$ 200Ω \$ 1.4kΩ \$ 50 50 50 50 50 50 50 50 50 50 50 50 50	Input pin for PIF amplifier Both pins are differential input. Input impedance is approximately 1kΩ.

et4U.com

DataShe

Pin No.	Pin Name	Equivalent Circuit	Function
11	PIF AMP GND (0V)		GND pin for PIF amplifier, PIF, IF/AGC, D/A converter
12, 13	PIF AGC FILTER (8.8V)	2kΩ Vcc 20kΩ 10kΩ 0.47μF 77 10kΩ 12 10kΩ 70.01μF 70.01μF 77	Capacitor connect pin of PIF AGC filter, sets up to time constant of AGC.
14	AGC Vcc (9V)		Power supply for PIF IF/RF AGC, D/A converter Vcc=8 to 10V
15	RF AGC OUTPUT (8.3V)	Vcc  1kΩ	Output pin of RF AGC control signal used as tuner AGC signal
16	SIF TRAP SW OUT (6.9V)	Vcc 3kΩ ₹ 1kΩ ₹ 5kΩ 30kΩ ₹	Output pin of drive signal for SIF TRAP switch (Current output of approximately 170μΑ)
17	VCO FREQ SW OUT (6.9V)		Output pin of drive signal for VCO fo (Current output of approximately 170μΑ)
18	SYNC SEP Vœ (9V)	Similar to pin 16	Power supply for synchronization separator, linear interface. Vcc=8 to 10V

5

DataShe

Pin No.	Pin Name	Equivalent Circuit	Function
19	MUTE DET FILTER (8V)	Vcc $1kΩ$ $3kΩ$ $15kΩ$ $680kΩ$ $m$ $m$ $m$ $m$ $m$ $m$ $m$ $m$	MUTE detector filter pin, sets up to time constant When Horizontal Lock is unlocked, this pin outputs low level (about 1V).
20	AFC FILTER (7.5V)		AFC filter pin, sets up to time constant of AFC filter
		Vcc $Vcc$	
21	DIGITAL GND (0V)	DataSheet4U.com	GND pin for 32fx PLL, I <sup>2</sup> C bus
22	SCL (5V)	Vcc 50μΑ 1Θ 50μΑ 1Θ 50μΑ 1Θ 50μΩ 30kΩ 30kΩ	SCL line of I <sup>2</sup> C bus Logic level is CMOS compatible.

6

DataSheet4U.com www.DataSheet4U.com

DataSheet4U.com

DataShe

Pin No.	Pin Name	Equivalent Circuit	Function	
23	SDA (5V)	Vcc 50μΑ 50μΑ 50μΑ 50μΑ 50μΑ 50μΩ 5kΩ 5kΩ 5kΩ 50Ω 23 50Ω 70 10kΩ 70	SDA line of I <sup>2</sup> C bus Logic level is CMOS compatible.	
24	PLL LOCK SW OUTPUT (7.3V)	Vcc 1kΩ 3kΩ \$1kΩ \$ 5kΩ \$  4Θ 240μΑ 30kΩ \$	Output pin of drive signal for LOCK switch (Current output, approximately 200µA). When PLL is locked, this pin outputs high level.	
25	32fH X'tal (5.4V)	1mA θ DI 330μAet4 U.com	X*TAL pin for 500 kHz HVCO	DataSh
26	AFT OUTPUT (4.5V)	$V_{cc}$ $3k\Omega$ $3k\Omega$ $100k\Omega$ $3k\Omega$ $3k\Omega$ $3k\Omega$ $3k\Omega$ $3k\Omega$	AFT output pin	

7 ·

Pin No.	Pin Name	Equivalent Circuit	Function
27	SYNC SEP INPUT (6.6V)	Vcc 22.5kΩ 1kΩ 10kΩ 10kΩ 10kΩ 7.5kΩ	Synchronization separator input pin
28	VIDEO INV OUTPUT (5.6V)	Vcc  1kΩ \$15kΩ\$1kΩ\$\$ 88  2 4kΩ  430μΑΗΘ 215μΑΗΘ  2.4kΩ  2.4kΩ	Video inverter output pin
29	VIDEO INV INPUT (4.9V)	Vcc $20kΩ$ $1kΩ$ $3kΩ$ $20kΩ$ $3kΩ$ $3$	Video inverter input pin .
30	LOCK DET FILTER (5.6V)	Vcc 24.8kΩ ≥ 20kΩ 30 5kΩ 240μΑ +Θ	Capacitor connect pin of LOCK detector filter, sets u to time constant.

DataShe

8

Pin No.	Pin Name	Equivalent Circuit	Function
31	VIDEO DET OUTPUT (4.9V)	Vcc 150Ω 150Ω 18Ω 1kΩ 1kΩ 1kΩ 1mm	Video detector output pin
32	PLL APC FILTER (4.6V)	$1k\Omega \lessapprox 1k\Omega \Biggr$ $14k\Omega$	APC filter pin of PLL loop for PIF, sets up to time constant.
33	PLL VCO Vcc (9V)		Power supply for APC, SIF detector, PLL VCO, vide inverter, video amplifier, AFT, video detector, LOC detector Vcc=8 to 10V
34, 35	PLL VCO COIL (8.4V)	Vcc 2kΩ ≥ 2kΩ ≥ et4U.com 2kΩ ≥ 2kΩ ≥ fet4U.com 720μΑ   Θ	Oscillator coil pin for PLL VCO
36	PLL VCO GND (0V)		GND pin for APC, SIF detector, PLL VCO, video i verter, video amplifier, AFT, video detector, LOC

DataShe

Pin No.	Pin Name	Equivalent Circuit	Function
37	SIF DET OUTPUT (6.4V)		SIF detector output pin
38	FM LIMITER INPUT (2.2V)		FM limiter input pin
39	FM LIMITER FILTER (2.2V)	2.2kΩ \$ \$2.2kΩ 38 39 39 39 mm	Bipass capacitor connect pin of SIF limiter
40	FM LIMITER OUTPUT (3.6V)	Vcc 500Ω 1kΩ 40	FM limiter output pin
41	FM DET INPUT (3.9V)	2.15kΩ 2.15kΩ 4.8kΩ 2.15kΩ 4.8kΩ 2.15kΩ 100μΑ 18 100μΑ 18 100μΑ 18 100μΑ 18 100μΑ 18	FM detector input pin
42	SOUND DET OUTPUT (3.1V)	Vcc 5kΩ ≤ 5kΩ ≤ 1kΩ 1kΩ ≤ 3kΩ 300Ω 42 100μΑ iθ 500μΑ iθ	Sound (AM/FM) detector output pin

DataShe

10

# ABSOLUTE MAXIMUM RATINGS (Ta = +25°C)

Parameter	Symbol	Ratings	Unit
Supply voltage	Vα	11	v
Serial bus input voltage SCL and SDA	V22, V23	0 to 6	٧
Power dissipation	Pd	910 (Ta = +70 °C)	mW
Operating temperature	Тоғт	-20 to +70	.c
Storage temperature .	Тятс	-40 to +135	·c

# RECOMMENDED OPERATING CONDITION (Ta = +25°C)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	Vcc	8.0	9.0	10.0	V
Serial bus input high level voltage	Viн	3.5		5.0	v
Serial bus input low level voltage	Vil	0		1.5	v

et4U.com DataSheet4U.com DataSheet

# **ELECTRICAL CHARACTERISTICS** (Ta = $+25\pm3$ °C, Vcc = 9V, unless otherwise specified) Concerning Notes, see **TEST CONDITION LIST** on the following page.

Parameter	Symbol	Test co	onditions		MIN.	TYP.	MAX.	Unit
Supply current on Video circuit	lcc+	No signal. Input current to	pin 8, 14,	18, 33	-	45	60	mA
Video detection output DC voltage 1	VoPDC1		No signal. B/G mode Output DC voltage at pin 28.		5.5	5.7	5.9	٧
Video detection output DC voltage 2	V <sub>oPOC2</sub>	No signal. L mo Output DC volta		28.	2.7	2.9	3.1	V
Sync tip level 1	Vayne1	Note 1	B/G mo	ode	3.0	3,4	3.7	٧
Sync tip level 2	Veync2	Note 2	L mode	•	2.6	3.0	3.3	٧
Video detection output voltage	Ver	Note 3	B/G mo	ode	1.7	2.0	2.35	V
Video S/N	P/N	Note 4	B/G mo	ode		60	-	đΒμ
Input sensitivity (PIF)	ViPsense	Note 5		B/G L	-	43 43	47	dΒμ
Maximum input voltage (PIF)	V/P MAX	Note 5		B/G	107	110	-	dΒμ
				<u> </u>	105	108	-	
Video frequency response	BW∙	Note 6	B/G mo		6.0	8.0	-	MHz
Differential gain 1	DG <sub>1</sub>	Note 8 B/G mode		-	2	5	%	
Differential gain 2	DG <sub>2</sub>	Note 8	L mod	3	-	2	5	%
Differential phase 1	DPi	Note 8	B/G me	ode	-	2	5	deg
Differential phase 2	DP <sub>2</sub>	Note 8	L mod	<del>-</del>	-	2	5	deg
Inter-modulation (PIF)	IMP	Note 9	B/G me	ode	40	45	-	dB
IF AGC maximum voltage	Vagcih	Note 10	B/G mo	ode	8.2	8.6	-	V
IF AGC minimum voltage	VAGCIL	Note 10	B/G mo	ode	-	3.5	3.7	V
RF AGC maximum voltage	VAGCRH	Note 10	B/G me	ode	7.0	8.0	-	v
RF AGC minimum voltage	VAGCRIL	Note 10	B/G me	ode	-	0	0.5	V
RF AGC control sensitivity	<b>JIVAGCR</b>	Set up sensitivit	ty for I <sup>2</sup> C b B/G m			0.5		dB/STP
RF AGC temperature characteristic	ΔAGCR	Note 7	B/G m	ode			3	dΒ
AFT maximum voltage	VAFTH	Note 11	B/G m	ode	8.0	8.7	-	٧
AFT minimum voltage	VAFTL	Note 11	B/G m	ode	-	0.24	0.80	٧
AFT control sensitivity	<b>Дег</b> т	Note 11	B/G m	ode	8	12	16	mV/kHz
VCO temperature characteristic	Δνα	During 3 second after power on.			-	-	±50	kHz
APC offset adjustment resistance	Rarc	Note 27	No sig	nai	510		820	kΩ
Capture range (Upper 1)	faun	Note 12	<del></del>	B/G	1.0	1.94	-	MHz
		LOCK SW off		L	0.7	1.1	-	
Capture range (Lower 1)	fax 1	Note 12		B/G	1.0	1.94		MHz

et4U.com

DataShe

Parameter	Symbol	Test co	nditions	<del></del>	MIN.	TYP.	MAX.	Unit
Capture range (Upper 2)	fa.u z	Note 12		B/G	1.0	1.94	-	MHz
		LOCK SW on		L	0.7	1.1	-	
Capture range (Lower 2)	fau z	Note 12		B/G	1.0	1.94	-	MHz
		LOCK SW on		L	0.7	1.1	-	
Lock detection threshold voltage	VLOCK	Note 13	No sig	nal	4.3	4.6	4.9	٧
RF AGC Delay point 1	VAGCR 1	Note 25 DATA="00H"	1			-	-	dΒμ
RF AGC Delay point 2	VAGCH 2	Note 25 DATA="10H"	L mod	e	90	-	_	dΒμ
RF AGC Delay point 3	VAGCR 3	Note 25 DATA="00H to 3	L mod BFH"	e	87	90	93	dΒμ
RF AGC Delay point 4	Vager-4	Note 25 DATA="30H" L mode			-	-	90	dΒμ
RF AGC Delay point 5	Vager 5	Note 25 No signal DATA="3FH" L mode			-	-	85	dΒμ
SECAM Video detection output voltage 1	VoPL 1	Note 26 DATA="00H" L mode			2.4	-	_	Vpp
SECAM Video detection output voltage 2	Vor. 2	Note 26 DATA="10H" L mode ·		1.6	-	-	Vpp	
SECAM Video detection output voltage 3	Vorus	Note 26 DATA=*00H to 3	L mod SFH"	е	-	2.0	_	Vpp
SECAM Video detection output voltage 4	Vor.4	Note 26 DATA="30H"	L mod	e	-	-	1.6	Vpp
Horizontal oscillation starting voltage	HVcc-Min				-	5.3	6.3	٧
Horizontal free run frequency	fн	No signal			15.500	15.625	15.750	kHz
Horizontal capture range (Upper)	fa+u <sup>′</sup>	Note 15	<del>com</del>		400	600	_	Hz
Horizontal capture range (Lower)	fon	Note 15			400	600	-	Hz
Supply current on Sound circuit	lccs	No signal Input current to	pin 3, 4.			26	35	mA
SIF detection output voltage	Ves	Note 16	·		100	105	110	dΒμ
SIF detection intermodulation	IMs	Note 17		IMD:	-	-43	-40	dB
				IMD <sub>2</sub>	-	-52	-46	
FM sound detection output DC voltage	Vermoc	No signal			-	3.1	-	٧
FM limiting sensitivity	ViPMsense	Note 18			-	53	59	dΒμ
FM maximum input voltage	V <sub>FM</sub> max	Note 18			110	120	-	dΒμ
FM sound output voltage	VoFM	Note 19			500	630	760	mVrms
FM sound output distortion ratio	THDm	Note 19			-	0.3	1.0	%

DataShe

Parameter	Symbol	Test co	nditions	;	MIN.	TYP.	MAX.	Unit
AM rejection	AMR	Note 20		70dBµ		45	-	dB
				90dBμ		50	-	1
FM sound S/N	S/N <sub>FM</sub>	Note 21	Note 21			70	-	dB
AM sound S/N	S/Nam	Note 22	Note 22			60	-	dB
AM sound detection output DC voltage	VoAMOC	No signal	No signal			2.7	3.2	V
AM audio input sensitivity	ViAMsense	Note 22		~3dB	39	43	47	dΒμ
		(SIF AGC AMP+A	M DET]	-10dB	37	41	45	1
AM maximum input voltage	Viam max	Note 22 [SIF AGC AMP+A	Note 22 [SIF AGC AMP+AM DET]			107	_	dΒμ
AM sound output voltage	Vолм	Note 23				500	600	mVrms
FM sound output distortion ratio	THD	THD. Note 23 80% mod		odulation	-	0.8	2.0	%
			50% modulation		-	0.5	1.0	1
PIF input resistance	R≠	Note 14	Note 14			1.0	-	kΩ
PIF input capacitance	C.	Note 14			-	4.0	-	ρF
SIF input resistance	Rs	Note 14			-	1.0	-	kΩ
SIF input capacitance	Cas	Note 14			-	4.0	-	ρF
SIF input sensitivity	V:Scores	Note 24 ISIF AGC AMP+S	IF DET]		36	40	44	dΒμ
AM maximum input voltage	Vis-max	Note 24 [SIF AGC AMP+S	IF DET]		105	110	_	dΒμ
FM audio input sensitivity	VAudeen	Input level when -3dB down at pin 42. Output reference (0dB) at input 80dBµ signal to pin 7.			-	25	35	dBμ
PC bus operation		DataSheet4U.d	com				I A via I <sup>2</sup> C bus ent inputting	
Power on reset operation voltage	VPONRES	Voltage when ou reset flag, changi	-		6.5	7.2	7.9	٧

DataShe

# TEST CONDITION LIST (Notes in the ELECTRICAL CHARACTERISTICS)

Notes	Test Parameter	Test Conditions
Note 1	Vsync1	B/G system, fpr=38.9MHz, V <sub>in</sub> =90dBµ Video AM modulation ratio 87.5%, Stair 10 steps signal (no chrominance signal) Input the signal to TP1 of PIF input terminal, and measure DC voltage of synchronous tip at TP2 of video output terminal with oscilloscope.
Note 2	Vsync2	L system, fer=38.9MHz, V <sub>in</sub> =90dBµ Video AM modulation ratio 97.0%, Stair 10 steps signal (no chrominance signal) Input signal to TP1, and measure DC voltage of sync. tip at TP2 with oscilloscope.
Note 3	Vap	B/G system, fps=38.9MHz, V <sub>m</sub> =90dBµ Video AM modulation ratio 87.5%, Stair 10 steps signal (no chrominance signal) Input signal to TP1, and measure the amplitude of Video detection signal at TP2 with oscilloscope.
Note 4	P/N	B/G system, fpr=38.9MHz, Vm=90dBµ Video AM modulation ratio 87.5%, 100% white video signal Input signal to TP1, and measure S/N of Video detection signal at TP2 with noise meter Measurement range: From 100kHz to 4MHz
Note 5	ViPsense ViP-MAX	B/G system, fpif=38.9MHz, Vin=variable Video AM modulation ratio 87.5%, Stair 10 steps signal (no chrominance signal) Input signal to TP1, and measure the amplitude of video detection signal at TP2 with oscilloscope. When input 90dBμ of input video signal voltage, video detection output signal is 0dB. And decrease the input video signal voltage from 90dBμ unti video detection voltage of TP2 becomes –3dB.  This video detection output voltage is input sensitivity (Vipsense). Similar Vip-MAX with Vipsense.  Increase the input video signal voltage from 90dBμ until video detection voltage a TP2 becomes –1dB.  This video detection output voltage is MAX. input voltage (Vip-MAX). (in case of L system, Video AM modulation is ratio 97.0%)
Note 6	BW <sub>P</sub>	<ul> <li>B/G system</li> <li>a. Input signal to TP1 as followings;</li> <li>SG1:f1=38.9MHz, V<sub>10</sub>=90dBμ, CW (no modulation, only carrier)</li> <li>SG2:f2=37.9MHz, V<sub>10</sub>=70dBμ, CW (no modulation, only carrier)</li> <li>Signal is mixed SG1 with SG2 by below figure (RS=50Ω)</li> <li>b. Measure amplitude of 1MHz level at TP2 with oscilloscope, and determine this level as 0dB.</li> <li>c. Decrease frequency (f2) until amplitude of (f1-f2) level at TP2 becomes -3dB.</li> <li>d. Measure frequency (f2).</li> <li>e. Video frequency response (BWP) is leaded by this f2 as following;</li> </ul>

et4U.com DataShe

BWP=38.9 - f2 (MHz)

15

www.DataSheet4U.com

Notes	Test Parameter	Test Conditions						
Note 7	ΔAGCR	B/G system, fpif=38.9MHz, V <sub>in</sub> =90dBμ Video AM modulation ratio 87.5%, Stair 10 steps signal (no chrominance signal) Input the signal to TP1, and measure RF AGC output voltage of RF AGC output term at TP3 with voltmeter. And then select RF AGC delay data by I²C bus to be 4.5V of AGC output voltage. Change ambient temperature Ta from -25°C to 75°C and keep AGC output voltage to constant 4.5V by changing input video signal voltage. Meast this changing level of input video signal voltage at TP1 with oscilloscope.						
Note 8	DG1, DG2 DP1, DP2	B/G system, fpr=38.9MHz, V <sub>in</sub> =90dBµ Video AM modulation ratio 87.5%, Stair 10 steps signal (no chrominance signal) Input signal to TP1, and measure DG, DP of video detection signal at TP2 with vector scope.						
Note 9	IM₽	<ul> <li>B/G system</li> <li>a. Measure DC voltage of IF AGC filter at TP4, when input 90dBμ of input video signal to TP1. Determine this voltage as Vset voltage.</li> <li>b. Input signal to TP1 as followings;     SG1:f1=38.9MHz, V<sub>In</sub>=90dBμ, CW     SG2:f2=34.47Hz, V<sub>In</sub>=80dBμ, CW (chrominance)     Sg3:f3=33.40Hz, V<sub>m</sub>=80dBμ, CW (sound)     Signals are mixed SG1 with SG2 and SG3 by below figure (RS=50Ω)</li> <li>c. Input Vset voltage to TP4 and then measure at TP5 with spectrum analyzer.</li> </ul>						
Note 10	Vagei-h Vagei-l Vager-h Vager-l	d. IMP is 1.07MHz level of 4.43MHz video detection output signal.  B/G system, fPIF=38.9MHz, VIn=variable  Video AM modulation ratio 87.5%, Stair 10 steps signal (no chrominance signal)  Input signal to TP1. Change input video signal voltage of TP1, and measure MAX. and  MIN. voltage of IF AGC at TP4.  RF AGC is similar with IF AGC. Change input video signal voltage of TP1, and measure						
		MAX. and MIN. voltage of RF AGC at TP3.  (MAX. value:V <sub>in</sub> =106dBμ, MIN.:V <sub>in</sub> =no signal)						
Note 11	Vaft-h Vaft-l µaft	<ul> <li>B/G system, fpif=variable, Vin=90dBμ, CW</li> <li>Input signal to TP1.</li> <li>a. Change fpif at center of 38.9MHz, and measure MAX. and MIN. voltage of AFT output voltage at TP6.</li> <li>b. Measure frequency of fpif as fi when AFT output voltage of TP6 is 3V, and when TP6 is 6V, measure frequency as f2. Determine this frequency range (fi-f2) as Δf, AFT sensitivity is described as following;</li> </ul>						
		AFT sensitivity: $\mu_{AFT} = \frac{300\text{mV}}{\Delta f \text{kHz}}$ (mV/kHz)						

DataShe

Notes	Test Parameter	Test Conditions
Note 12	fc.u-1 fc.u-2 fc.u-1 fc.u-2	B/G system, fpi=38.9±5MHz, Vm=90dBµ  Video AM modulation ratio 87.5%, Stair 10 steps signal (no chrominance signal)  Iput signal to TP1 as following.  a. Capture range fcu-1, fcu-1  Lock detector remove from APC filter (SW1 is b) side).  • fcu-1  Increase fpi until VCO unlock (Measure at TP7 with oscilloscope).  And then decrease fpi until VCO lock again, and measure fpi.  This lock frequency is fcu-1.  • fcu-1  Decrease fpi until VCO unlock.  And then increase fpi until VCO lock again, and measure fpi.  Determine this lock frequency as fcu-1.  b. Capture range fcu-2, fcu-2  Lock detector connect to APC filter (SW1 is b) side).  Measure fcu-2 and fcu-2 by similar methods with fcu-1 and fcu-1.  By similar methods, video AM modulation ratio is 97%, using L system.
Note 13	VLOCK	Input DC voltage to TP8 (Lock detector filter), and change this voltage.  Measure DC voltage at TP8 when lock SW change from off to on (from low to high).  (See the state of lock SW at TP7 with oscilloscope).
Note 14	Rip, Cip Ris, Cis	Measure input resistance and capacitance at IC pin directly with impedance analyzer. Measurement frequency is 1MHz.
Note 15	fсни fснL	Input signal to TP9 (synchronization separator input) and SW2 is open.  Amplitude from 0V to 4V, duty cycle 90%.  4V  DataShee 4U.com 0V  fchu
		Increase input frequency until key pulse output waveform does not synchronize with input signal. And decrease frequency until key pulse output waveform synchronizes with input signal, and measure the frequency.  Determine this frequency as fcни.  fcни  Decrease input frequency until key pulse output waveform does not synchronize with input signal. And increase frequency until key pulse output waveform synchronizes with input signal, and measure the frequency.  Determine this frequency as fcни.
Note 16	Vos	Set signal generator as followings (sound mode:FM); SG1:fn=38.9MHz, Vn=90dBμ, CW SG2:fs=33.40Hz, Vn=90dBμ, CW Input SG1 signal to TP1, and SG2 signal to TP10 of SIF input terminal, and measure amplitude of 5.5MHz level of SIF DET OUTPUT with oscilloscope at TP11.

DataShe

17 ·

et4U.com

Notes	Test Parameter	Test Conditions
Note 17	IMs	<ul> <li>a. Input signal to TP10 as followings (sound mode:FM); SG1:f1=38.9MHz, V<sub>In</sub>=90dBμ, CW SG2:f2=33.40Hz, V<sub>In</sub>=90dBμ, CW SG3:f3=33.16Hz, V<sub>In</sub>=83dBμ, CW Signal is mixed SG2 and SG3 by below figure.</li> <li>SG2</li></ul>
Note 18	ViFMsense	Input signal to TP13 (Limiter AMP input terminal) as following. (sound mode:FM) Signal:fc=5.5MHz, f <sub>M</sub> =400Hz, f <sub>DEV</sub> =50kHz, V <sub>in</sub> =variable, sound FM modulation signal Determine the audio output (TP12) level as 0dB with input of 90dBµ to TP13. Change input signal voltage of TP13. And then measure input signal voltage when audio output becomes -3dB.
Note 19	VofM	Input signal to TP13 (sound mode:FM) as following. Signal:fc=5.5MHz,,fм=400Hz, fοεν=50kHz, Vin=90dBμ, sound FM modulation signal Measure amplitude and distortion rate of audio output at TP12.
Note 20	AMR	Input signal to TP13 (sound mode:FM) as following.  Signal:fc=5.5MHz, fм=400Hz, foev=50kHz, V <sub>m</sub> =90dBμ, sound AM modulation ratio 30%  Measure amplitude of audio output at TP12 and get ratio against Vin.  This ratio is AMR of 90dBμ. Measuring AMR of 70dBμ is similar to AMR of 90dBμ.
Note 21	S/Nfm	Input signal to TP13 (sound mode:FM) as following.  Signal:fc=5.5MHz, V <sub>m</sub> =90dB <sub>µ</sub> Measure effective noise level of TP12 (audio output).  Get ratio between this effective noise level and Note19's audio output level (=0dB).

Determine this ratio as S/NFM.

et4U.com

DataShe

Notes	Test Parameter	Test Conditions
Note 22	S/Nam Viamsense Viam-max	Input signal to TP10 (SIF input terminal) as following. (sound mode:FM) Signal:fc=39.2MHz, fm=1kHz, Vin=variable, sound AM modulation ratio 80% Determine audio output (TP12) as 0dB when sound input level is 90dBµ. Change sound input level, and measure sound input level when audio output becomes -3dB or -10dB. • AM audio input sensitivity is -3dB or -10dB. • MAX. input level is -1dB. Determine audio output (TP12) as 0dB when no-modulation signal. And then measure effective noise level of TP12 (Audio output). Get ratio between this effective noise level and Note 19's audio output level (=0dB). Determine this raito as S/NAM.
Note 23	Voam THDam	Input signal to TP10 (sound mode:AM) as following.  Signal:fc=39.2MHz, fм=1KHz, V <sub>in</sub> =90dBμ, sound AM modulation ratio 80 or 50%  Measure amplitude and distortion rate of audio output.  (Pin2 of SIF AGC FILTER is 10μF.)
Note 24	ViSsense Vis-max	Set signal generator (sound mode:FM) as followings; SG1:f1=38.9MHz, Vin=90dBμ, CW SG2:f2=33.40Hz, Vin=variable, CW Input SG1 signal to TP1 of PIF input, and SG2 signal to TP10 of SIF input. Determine SIF DET output level as 0dB at this time. Change SIF input voltage, and measure SIF input voltage when SIF DET output level becomes –3dB.
Note 25	VAGCR1 TO VAGCR5	Set each data from 00H to 3FH, which is to set RF AGC delay point to D/A converted by I <sup>2</sup> C bus. Measure PIF input voltage at TP1 when RF AGC voltage becomes 4.5V.
Note 26	VoPL1 tO VoPL4	Input signal to TP1 as following.  L system, fpr=38.9MHz, Vm=90dBµ  Video AM modulation ratio 97.0%, Stair 10 steps signal (no chrominance signal)  Set each data from 00H to 3FH, which is to set SECAM LEVEL to D/A converter by 120 bus. And measure amplitude of video signal of VIDEO INV OUTPUT at TP2.
Note 27	Rapc	Set B/G system by I <sup>2</sup> C bus control (SA <sub>0</sub> :D <sub>5</sub> ="1", D <sub>6</sub> ="1").  No input signal. TP4 connects to GND. Measure AFT DC voltage at TP6.  Adjust pin32's VR (1MΩ) to set 4.5±0.05V at TP6.  And then measure resistance value. Determine this value as RAPC.


(Switch status: SW1 is (a) side, SW2 is closed unless otherwise specified.)

DataShe

et4U.com

#### **MEASURING CIRCUIT**

(Switch status: SW1 is a)side, SW2 is closed unless otherwise specified)



20


DataSheet4U.com www.DataSheet4U.com

et4U.com

DataShe

# ADJUSTMENT METHOD OF VCO FREE RUN FREQUENCY

- ① Control to select B/G mode via I²C BUS. (Set up to S A0→D5="1", D6="1",) Input condition is no signal. Defeat PIF AGC (Pin 13 connects to GND), and then pin 19 connects to Vcc via resistor of 1kΩ And so adjust VR of pin 33 to set pin 26 voltage (AFT DC voltage) to 4.5±0.05V.
- 2 Input CW signal (unmodulated carrier, fo=38.9MHz, vi=90dBμ) to pin 9 and pin 10, pin 19 connects to Vcc via resistor of 1kΩ.
  And so adjust the core of VCO coil to set pin 26 voltage (AFT DC voltage) to 4.5±0.05V.
- 3 Control to select L mode via I²C BUS. (Set up to S A<sub>0</sub>→D<sub>5</sub>="0", D<sub>6</sub>="0",) Input CW signal (unmodulated carrier, f<sub>0</sub>=32.7MHz, v<sub>1</sub>=90dBμ) to pin 9 and pin 10, pin 19 connects to Vcc via resistor of 1kΩ.



et4U.com

DataSho

#### **SERIAL BUS INTERFACE**

The  $\mu$ PC1823A supports a serial bus interface function. The serial bus is I<sup>2</sup>C bus which developed by PHILIPS. This control bus uses two lines of serial clock line SCL and serial data line SDA.

The  $\mu$ PC1823A has I<sup>2</sup>C bus interface circuit of three registers (8 bits) which enables to write and one register which enable to read the state in IC.

Serial bus interface circuit makes inputting data or clock level to logic level of internal IC. And these bus lines (SDA and SCL) are connected to a positive supply voltage via pull-up resistors.

The outline of the I2C bus spec. is as following.


# SCL (Serial Clock Line)

The master CPU outputs serial clock for synchronization. The  $\mu$ PC1823A takes serial data by this serial clock. The input level is compatible with CMOS. However the circuit of input stage is designed by bipolar PNP device.

# SDA (Serial Data Line)

The master CPU outputs serial data. The  $\mu$ PC1823A takes these data by the serial clock.

The input level is compatible with CMOS. However the circuit of input stage is designed by bipolar PNP device.



et4U.com

DataShe

### TRANSMISSION SPECIFICATION

#### **START Condition**

The start condition is generated by relation of SDA and SCL.


A HIGH to LOW transition of SDA line while SCL line is HIGH is the START condition. When the  $\mu$ PC1823A receives this condition, it takes in the following data.

#### **STOP Condition**

The stop condition is generated by relation of SDA and SCL.

A LOW to HIGH transition of SDA line while SCL line is HIGH is the STOP condition. When the  $\mu$ PC1823A receives this condition, the  $\mu$ PC1823A stops the taking in or sending out the serial data.


The timing diagram is figured in the following diagram.



# **DATA Transmission**

The variation of data must be done while SCL line is LOW. In another expression, SDA line must be stable while the SCL is HIGH. The timing diagram is figured in following diagram.

DataShe



Note 1. Data hold time for CPU= $5\mu s$  MIN. Data hold time for I<sup>2</sup>C device=300 ns MIN.

2. Data set-up time 250 ns MIN.


et4U.com

#### TRANSMISSION FORMAT

Every byte consists of 8-bits. And each byte must be followed by an acknowledge bit. And data are transfered with the MSB first.

The first byte after START condition is Slave chip address (7-bits) and a Read/Write bit. The Slave chip address of  $\mu$  PC1823A is "COH".

The LSB bit of first byte is allocated for Read/Write bit. High ("1") input indicates Read mode, and Low ("0") input indicates Write mode. The direction of data is from CPU to  $\mu$ PC1823A on Write mode, and is from  $\mu$  PC1823A to CPU on Read mode.



The  $\mu$ PC1823A has the automatic increment function of SUB-ADDRESS, so it's able to transmit data continuously.

The formats of data transmission are described as followings.

## 1 Byte Data Transfer

The master CPU must send START condition, Slave chip address, Sub-address, data byte, and STOP condition. The  $\mu$ PC1823A sends an acknowledge bit after the success of data receiving following to the every sending byte. (at 9th clock)

STA	SLAVE ADDRESS	w	ACK:	SUB taSh <mark>address</mark> om	ACK	DATA	ACK	STP	
-----	------------------	---	------	-------------------------------------	-----	------	-----	-----	--

STA: START

W: WRITE MODE ACK: ACKNOWLEDGE

STP: STOP

et4U.com

#### 3 Byte Data Transfer

The  $\mu$ PC1823A has 3 Sub-address. By using automatic increment mode, the data transmission can be done easily.

The master CPU must send START condition, Slave chip address, Sub-address ("00H"), 3 data bytes, and STOP condition. The  $\mu$ PC1823A sends an acknowledge bit after the success of data receiving following to the every sending byte (at 9th clock). If the starting Sub-address is "01H" or "02H", the ending Sub-address is "02H". If there are more data than the number of Sub-address, the  $\mu$ PC1823A release the bus line.

S T A	I AUURESS I	w C	ADDRESS	ACK	DATA1	A C K	DATA2	A C K	DATA3	A C K	S T P	
-------------	-------------	-----	---------	-----	-------	-------------	-------	-------------	-------	-------------	-------------	--

#### **Data Read**

The  $\mu$ PC1823A has a read register. The master CPU can read this register through serial bus.

The master CPU must send START condition, Slave chip address and a Read bit. The  $\mu$ PC1823A sends an acknowledge bit after the success of address receiving (at 9th clock). After the acknowledge, the  $\mu$ PC1823A begins to send a data of read register. After the data sending, the  $\mu$ PC1823A release the bus line with no acknowledge.

S T A	SLAVE ADDRESS	R E A D	ACK	DATA	NOR	STP	
-------------	------------------	------------------	-----	------	-----	-----	--

#### **ACKNOWLEDGE**

This serial bus has the acknowledge bit which can decide to complete transmission data. Acknowledge bit is added to 9th bit in data.

Master CPU can judge to complete transmission data when acknowledge state is "High" or "Low".

When this acknowledge state is "Low", master CPU decides to complete transmission data. And so when the acknowledge state is "High", the state shows NAK (no acknowledge) state and master CPU decides not to complete transmission or compulsory to release BUS by slave side.

NAK state's condition is when master IC sends different address data to slave IC, or when slave IC ends to transfer data during Read state.

t4U.com

# **SUB-ADDRESS TABLE**

. Slave Address: "C0H"

• Write mode

Sub ADD.	MSB D7	D6	D5	D4	D3	D2	D1	LSB D0			
	AFT	INV	vco	AGC	Audio	SIF	TRAP				
	AFT	Video	vco	AGC SW	Audio	SIF	Audio trap	1			
00H	Polarity	Polarity	sw		Output SW	Input SW	fo SW	0			
	0: right up	0: L mode	0: Low	0: Keyed	0: AM out	0: 5 pin	0: Low				
	1: right down	1: B/G mode	1: High	1: Peak	1: FM out	1: 7 pin	1: High				
	DIF	SPD		<del> </del>	Vadj			4,			
	AFT	IF AGC	L Mode Video Output Adjust								
01H	sw	Response SW	0 to 63								
	0: AFT ON	0: Continuous			50			20			
	1: AFT OFF	1: search	D5	D4	D3	D2	D1	D0			
	-	-			Vref						
					RF AGC						
				:	Reference Adjust						
02H	0	0			0 to 63						
İ			D5	D4	D3	D2	D1	ĐO			


#### · Read mode

et4U.com

			DATA				
MSB D7	D6	D5 Dat	aSheet4U.c	om <sup>D3</sup>	D2	D1	LSB DO
STA1	STA2	STA3	-	-	_	-	-
Power On	Mute Det	Lock Det					
Reset Flag	Output	Output	1	1	1	1 1	1
0: Normal	0: H-lock	0: PLL lock					
1: Power on	1: Unlock	1: Unlock					

26

DataShe



27

DataSheet4U.com www.DataSheet4U.com

Ceralock CSB500F32