NEC

MOS INTEGRATED CIRCUIT

μPD160300

192-BIT AC-PDP DRIVER

DESCRIPTION

The μPD160300 is a high-withstanding-voltage CMOS driver designed for use with a flat display panel such as a PDP, VFD, or EL panel. It consists of a 192-bit bi-directional shift register, 192-bit latch and high-withstanding-voltage CMOS driver. The logic block operates with a 5.0 V power supply and 3.3 V interface so that it can be directly connected to a gate array and microcomputer (CMOS Level Input). The driver block provides a high-withstanding-voltage output: 80 V.

The logic and driver blocks are made of CMOS circuits, consuming lower power.

FEATURES

- 3-ch, 6-ch and 6-ch (3-ch + 3-ch) input port switching is possible using the IBS1 and IBS2 pins
- Many outputs: 192-bit output
- Clock transfer is switchable via the SDS pin between single edge and double edge
- Data control with transfer clock (external) and latch
- High-speed data transfer: f_{CLK} = 60 MHz MAX. (at loading of data)
- High withstanding voltage and high drive output: 80 V MAX., +13/–24 mA MAX.
- 3.3 V input interface (V_{DD1} = 5.0 V)
- High-withstanding-voltage CMOS structure

ORDERING INFORMATION

Part Number	Package
μPD160300N-xxx	TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, please contact one of our sales representatives.

The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.
Not all products and/or types are availabe in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Document No. S16976EJ2V0PM00 (2nd edition)
Date Published June 2004 NS CP(K)
Printed in Japan

The mark ★ shows major revised points.

1. BLOCK DIAGRAM

(1) IBS1 = L, IBS2 = H or L: 3-bit input



64-bit shift register

Remark /xxx indicates active low signal.

(2) IBS1 = H, IBS2 = L: 6-bit input



(3) IBS1 = H, IBS2 = H: 6-bit (3-bit + 3-bit) input



32-bit shift register

2. PIN CONFIGURATION (IC pad surface)

μPD160300N-xxx: TCP (TAB package)



Remark This figure does not specify the TCP package.

3. PIN FUNCTIONS

Symbol	Pin Name	I/O	Description
/LBLK	Low blanking	Input	/LBLK = L: All output = L
/HBLK	High blanking	Input	/HBLK = L: All output = H
/LE	Latch enable	Input	Latch operation performed at the falling edge.
HZ	Output high impedance	Input	HZ = H: All output set to the high-impedance state
/CLR	Register clear	Input	/CLR = L: All shift register data cleared to the low level
A_1 to $A_{3\,(6)}$	Data	Input	The A_1 to $A_{3\,(6)}$ are Data input pins. The data shift direction is switched inside the R,/L pin.
CLK	Clock	Input	SDS = H: Shift operation is executed at the rising and falling edges SDS = L: Shift operation is executed at the rising edge
R,/L	Shift direction control	Input	The shift direction control pin of shift register. The shift directions of the shift register are as follows. R,/L = H (right shift): SR_1: $A_1 \rightarrow S_1 ... S_{190}$ (SR_2 to SR_6 also shift in the same direction.) R,/L = L (left shift): SR_1: $A_1 \rightarrow S_{190} ... S_1$ (SR_2 to SR_6 also shift in the same direction.) Refer to **5. INTERNAL REGISTER.**
IBS1, IBS2	Input mode switch	Input	IBS1 = H, IBS2 = H: 6-bit (3-bit + 3-bit) input, Length of shift register: 32-bit IBS1 = H, IBS2 = L: 6-bit input, Length of shift register: 32-bit IBS1 = L, IBS2 = H or L: 3-bit input, Length of shift register: 64-bit
SDS	Clock edge switch	Input	SDS = H: Shift operation is executed at the rising and falling edges of CLK (double edge) SDS = L: Shift operation is executed at the rising edge of CLK (single edge)
O_1 to O_{192}	High withstanding voltage	Output	70 V
V_{DD1}	Logic power supply	–	5 V ± 5%
V_{DD2}	Driver power supply	–	15 to 70 V
V_{SS1}	Logic ground	–	Connect to system ground
V_{SS2}	Driver ground	–	Connect to system ground

Caution In 3-bit input mode, unused input pins must be held at the low level or high level.

4. TRUTH TABLE

Shift Register Block

Input			Shift Register
R,/L	SDS	CLK	
H	H	↑ or ↓	Right shift operation is executed.
H	H	H or L	Hold
H	L	↑	Right shift operation is executed.
H	L	H or L	Hold
L	H	↑ or ↓	Left shift operation is executed.
L	H	H or L	Hold
L	L	↑	Left shift operation is executed.
L	L	H or L	Hold

Latch Block

/LE	Output State of Latch Section ($/L_n$)
↓	Latch S_n data
H or L	Hold latch (output) data

Driver Block

A	/HBLK	/LBLK	HZ	Output State of Driver Block
				O_1 to O_{192}
x	L	H	L	All driver output: H
x	x	L	L	All driver output: L
x	x	x	H	All driver output: High-impedance
L	H	H	L	L
H	H	H	L	H

Remark x: H or L

5. INTERNAL REGISTER

Shift Direction (R,/L = H, right shift)

	3-bit Input	6-bit Input	6-bit (3-bit + 3-bit) Input
SR_1 (A_1 input register)	$A_1 \rightarrow S_1, S_4 \ldots S_{190}$	$A_1 \rightarrow S_1, S_7 \ldots S_{187}$	$A_1 \rightarrow S_1, S_4 \ldots S_{94}$
SR_2 (A_2 input register)	$A_2 \rightarrow S_2, S_5 \ldots S_{191}$	$A_2 \rightarrow S_2, S_8 \ldots S_{188}$	$A_2 \rightarrow S_2, S_5 \ldots S_{95}$
SR_3 (A_3 input register)	$A_3 \rightarrow S_3, S_6 \ldots S_{192}$	$A_3 \rightarrow S_3, S_9 \ldots S_{189}$	$A_3 \rightarrow S_3, S_6 \ldots S_{96}$
SR_4 (A_4 input register)		$A_4 \rightarrow S_4, S_{10} \ldots S_{190}$	$A_4 \rightarrow S_{97}, S_{100} \ldots S_{190}$
SR_5 (A_5 input register)		$A_5 \rightarrow S_5, S_{11} \ldots S_{191}$	$A_5 \rightarrow S_{98}, S_{101} \ldots S_{191}$
SR_6 (A_6 input register)		$A_6 \rightarrow S_6, S_{12} \ldots S_{192}$	$A_6 \rightarrow S_{99}, S_{102} \ldots S_{192}$

Shift Direction (R,/L = L, left shift)

	3-bit Input	6-bit Input	6-bit (3-bit + 3-bit) Input
SR_1 (A_1 input register)	$A_1 \rightarrow S_{190}, S_{187} \ldots S_1$	$A_1 \rightarrow S_{187}, S_{181} \ldots S_1$	$A_1 \rightarrow S_{94}, S_{91} \ldots S_1$
SR_2 (A_2 input register)	$A_2 \rightarrow S_{191}, S_{188} \ldots S_2$	$A_2 \rightarrow S_{188}, S_{182} \ldots S_2$	$A_2 \rightarrow S_{95}, S_{92} \ldots S_2$
SR_3 (A_3 input register)	$A_3 \rightarrow S_{192}, S_{189} \ldots S_3$	$A_3 \rightarrow S_{189}, S_{183} \ldots S_3$	$A_3 \rightarrow S_{96}, S_{93} \ldots S_3$
SR_4 (A_4 input register)		$A_4 \rightarrow S_{190}, S_{184} \ldots S_4$	$A_4 \rightarrow S_{190}, S_{187} \ldots S_{97}$
SR_5 (A_5 input register)		$A_5 \rightarrow S_{191}, S_{185} \ldots S_5$	$A_5 \rightarrow S_{191}, S_{188} \ldots S_{98}$
SR_6 (A_6 input register)		$A_6 \rightarrow S_{192}, S_{186} \ldots S_6$	$A_6 \rightarrow S_{192}, S_{189} \ldots S_{99}$

6. TIMING CHART

(1) IBS1 = L, IBS2 = H or L: 3-bit input, SDS = L: single edge



Remark Values in parentheses are when R,/L = L.

(2) IBS1 = L, IBS2 = H or L: 3-bit input, SDS = H: double edge



Remark Values in parentheses are when R,/L = L.

(3) IBS1 = H, IBS2 = L: 6-bit input, SDS = L: single edge



Remark Values in parentheses are when R,/L = L.

(4) IBS1 = H, IBS2 = L: 6-bit input, SDS = H: double edge



Remark Values in parentheses are when R,/L = L.

(5) IBS1 = H, IBS2 = H: 6-bit (3-bit + 3-bit) input, SDS = L: single edge



Remark Values in parentheses are when R,/L = L.

(6) IBS1 = H, IBS2 = H: 6-bit (3-bit + 3-bit) input, SDS = H: double edge



Remark Values in parentheses are when R,/L = L.

7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Ratings	Unit
★ Logic supply voltage	V_{DD1}	−0.5 to +6.0	V
Driver supply voltage	V_{DD2}	−0.5 to +80	V
Logic input voltage	V_{I1}	−0.5 to V_{DD1} + 0.5	V
Operating junction temperature	T_j	+125	°C
Storage temperature	T_{stg}	−65 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range (T_A = –40 to +85°C, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Logic supply voltage	V_{DD1}	4.75	5.0	5.25	V
Driver supply voltage	V_{DD2}	15		70	V
Logic high level input voltage	V_{IH11}	2.7		V_{DD1}	V
Logic low level input voltage	V_{IL11}	0		0.6	V
IBS and R,/L high level input voltage	V_{IH12}	0.7 V_{DD1}		V_{DD1}	V
IBS and R,/L low level input voltage	V_{IL12}	0		0.2 V_{DD1}	V
Driver output current	I_{OH2}			−24	mA
	I_{OL2}			+13	mA

Electrical Characteristics (T_A = 25°C, V_{DD1} = 5.0 V, V_{DD2} = 70 V, V_{SS1} = V_{SS2} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High level output voltage	V_{OH21}	I_{OH2} = –0.52 mA	69			V
	V_{OH22}	I_{OH2} = –5.2 mA	65			V
Low level output voltage	V_{OL21}	I_{OL2} = 1.6 mA			1.0	V
	V_{OL22}	I_{OL2} = 13 mA			10	V
Input leakage current	I_I	V_{I1} = V_{DD1} or V_{SS1}			±1.0	μA
Logic high level input voltage	V_{IH11}	V_{DD1} = 4.75 to 5.25 V	2.7		V_{DD1}	V
Logic low level input voltage	V_{IL11}	V_{DD1} = 4.75 to 5.25 V	0		0.6	V
IBS and R,/L high level input voltage	V_{IH12}		0.7 V_{DD1}		V_{DD1}	V
IBS and R,/L low level input voltage	V_{IL12}		0		0.2 V_{DD1}	V
Static current dissipation	I_{DD11}	Logic, T_A = –40 to +85°C			1000 Note1	μA
		Logic, T_A = 25°C			600 Note1	μA
	I_{DD12}	Logic, T_A = –40 to +85°C			10 Note2	mA
		Logic, T_A = 25°C			10 Note2	mA
	I_{DD2}	Driver, T_A = –40 to +85°C			1000	μA
		Driver, T_A = 25°C			100	μA

Notes1. When input all input low level (But both the R,/L and IBS pins are fixed to V_I = V_{SS1} or V_{DD1})

2. When input all input high level (V_{IH} = 2.7 V to V_{DD1}, but both the R,/L and IBS pins are fixed to V_I = V_{SS1} or V_{DD1})

Switching Characteristics (T_A = 25°C, V_{DD1} = 5.0 V, V_{DD2} = 70 V, V_{SS1} = V_{SS2} = 0 V, logic C_L = 15 pF, driver C_L = 50 pF, t_r = t_f = 3.0 ns)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Propagation delay time	t_{PHL2}	/LE ↓ → O_1 to O_{192}			220	ns
	t_{PLH2}				220	ns
	t_{PHL3}	/HBLK → O_1 to O_{192}			205	ns
	t_{PLH3}				205	ns
	t_{PHL4}	/LBLK → O_1 to O_{192}			200	ns
	t_{PLH4}				200	ns
	t_{PHZ}	HZ → O_1 to O_{192}, R_L = 10 kΩ			340	ns
	t_{PZH}				220	ns
	t_{PLZ}				340	ns
	t_{PZL}				220	ns
Rise time	t_{TLH}	O_1 to O_{192}			220	ns
	t_{TLZ}	O_1 to O_{192}, R_L = 10 kΩ			3	μs
	t_{TZH}				220	ns
Fall time	t_{THL}	O_1 to O_{192}			350	ns
	t_{THZ}	O_1 to O_{192}, R_L = 10 kΩ			3	μs
	t_{TZL}				350	ns
Clock frequency	f_{CLK}	Loading of data, duty = 50%			60	MHz
Input capacitance	C_I				15	pF

Timing Requirement (T_A = 25°C, V_{DD1} = 4.75 to 5.25 V, V_{SS1} = V_{SS2} = 0 V, t_r = t_f = 3.0 ns)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Clock pulse width	PW_{CLK}		8			ns
Latch enable pulse width	$PW_{/LE}$		8			ns
Blank pulse width	$PW_{/BLK}$	/HBLK, /LBLK	600			ns
HZ pulse width	PW_{HZ}	R_L = 10 kΩ	3.3			μs
/CLR pulse width	$PW_{/CLR}$		12			ns
/CLR timing	$t_{/CLR}$		6			ns
Data setup time	t_{SETUP}		3			ns
Data hold time	t_{HOLD}		3			ns
Latch enable Time	$t_{/LE11}$, $t_{/LE21}$		8			ns
	$t_{/LE12}$, $t_{/LE22}$		8			ns

Switching Characteristics Waveform (1/3)



Remark The falling timing of CLK is at SDS = H (double edge).



Switching Characteristics Waveform (2/3)



Switching Characteristics Waveform (3/3)



8. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met of mounting conditions of the μPD160300.

For more details, refer to the **Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html).**

Please consult with our sales offices in case other mounting process is used, or in case the mounting is done under different conditions.

μPD160300N-xxx: TCP (TAB Package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds : pressure 100g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C: pressure 3 to 8 kg/cm^2: time 3 to 5 sec. Real bonding 165 to 180°C: pressure 25 to 45 kg/cm^2: time 30 to 40 sec. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite,Ltd).

Caution To find out the detailed conditions for mounting the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more mounting methods at a time.

NOTES FOR CMOS DEVICES

① VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

② HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E)

Quality Grades On NEC Semiconductor Devices (C11531E)

- **The information contained in this document is being issued in advance of the production cycle for the product. The parameters for the product may change before final production or NEC Electronics Corporation, at its own discretion, may withdraw the product prior to its production.**
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special", and "Specific". The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics products before using it in a particular application.

  "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.

  "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).

  "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.

(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).