

# MOS INTEGRATED CIRCUIT $\mu$ PD168302

## MONOLITHIC 2CH H-BRIDGE DRIVER

#### DESCRIPTION

The  $\mu$ PD168302 is monolithic dual H-bridge driver LSI which uses power MOS FETs in the output stages. By using the MOS process, this driver has substantially improved the voltage loss of the output stage and power consumption as compared with conventional driver using bipolar transistors.

As the package, a 24-pin plastic TSSOP is adopted to enable the creation of compact, slim application sets.

It is provided with forward/reverse and brake functions and is ideal as a driver for DC motor and stepping motor.

#### FEATURES

- 2ch H-Bridge circuit employing power MOS FETs
- Charge-pump circuit for low-voltage operation
- Low output FET on resistance: 1.0  $\Omega$  TYP. 2.0  $\Omega$  MAX. (Sum of upper and lower side)
- Output current: DC current 0.6 A/ch

Peak current 1.0 A/ch

- Input logic frequency: 100 kHz
- 5 V logic power supply: Minimum operating supply voltage 4.0 V
- 0.9 to 3.6 V power supply for motor drive
- Under voltage locked out circuit: shutdown internal circuit at VDD = 1.7 V TYP.
- 24-pin plastic TSSOP (5.72 mm (225), 0.5 mm pitch)

#### **ORDERING INFORMATION**

Part Number


Package

μ PD168302MA-6A5 24-pin plastic TSSOP (5.72 mm (225))

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.


#### **1. BLOCK DIAGRAM**



Notes 1. The terminal which has more than one should connect not only one terminal but all terminals.

- **2.** Pull down resistance (50 to 200 k $\Omega$ ) is connected to the input terminal.
- 3. It is recommended that VM terminal is connected to the terminal which either VM1 or VM2 is higher.
- 4. It is recommended that the voltage of PGND1 and PGND2 is not lower value than GND.

#### 2. PIN CONNECTION




#### **3. PIN FUNCTIONS**

PACKAGE: 24-pin plastic TSSOP (5.72 mm (225), 0.5 mm pitch)

Pin No.	Pin Name	Pin Function
1	C1L	Capacitor connect pin for charge-pump circuit
2	С1н	Capacitor connect pin for charge-pump circuit
3	Vg	Gate voltage pin
4	Vdd	Power supply pin for logic circuit
5	PGND1	Power GND pin
6	OUT1A	Output A pin for ch1
7	V <sub>M1</sub>	Power supply pin for power circuit
8	OUT1B	Output B pin for ch1
9	PGND1	Power GND pin
10	/STB	Standby pin
11	IN1	Input logic 1 pin for ch1
12	IN2	Input logic 2 pin for ch1
13	IN4	Input logic 4 pin for ch2
14	IN3	Input logic 3 pin for ch2
15	N.C.	(No connect)
16	PGND2	Power GND pin
17	OUT2B	Output B pin for ch2
18	V <sub>M2</sub>	Power supply pin for power circuit
19	OUT2A	Output A pin for ch2
20	PGND2	Power GND pin
21	LGND	Logic GND pin
22	Vм	Power supply pin for power circuit
23	C <sub>2L</sub>	Capacitor connect pin for charge-pump circuit
24	С2н	Capacitor connect pin for charge-pump circuit

Cautions 1. The terminal which has more than one should connect not only one terminal but terminals. 2. Please recommend connecting unused pins to GND.

#### 4. APPLICATION EXAMPLE



Remark This circuit diagram is an example of connection, and is not a thing aiming at mass production.


#### 5. FUNCTION TABLE


Input			Out	put	
IN1	IN2	/STB	OUT1A	OUT1B	Current direction
L	L	Н	Hi-Z	Hi-Z	Stop
н	L	н	н	L	OUT1A→OUT1B (Forward)
L	Н	Н	L	н	OUT1B→OUT1A (Reverse)
Н	н	н	L	L	Brake (Regeneration mode)
x	x	L	Hi-Z	Hi-Z	All output stop mode (Standby)

	Input		Output		
IN3	IN4	/STB	OUT2A	OUT2B	Current direction
L	L	н	Hi-Z	Hi-Z	Stop
н	L	н	н	L	OUT1A→OUT1B (Forward)
L	Н	н	L	н	OUT1B→OUT1A (Reverse)
н	Н	н	L	L	Brake (Regeneration mode)
x	x	L	Hi-Z	Hi-Z	All output stop mode (Standby)

Remark H: High-level, L: Low-level, Hi-Z: High impedance

#### 6. H-BRIDGE OPERATION FIGURE







Reverse

Stop







Data Sheet S16402EJ1V0DS

#### 7. ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Condition	Rating	Unit
Power Supply	Vdd	Logic	-0.5 to +6.0	V
	Vм	Motor	-0.5 to +4.0	V
V <sub>G</sub> Voltage	Vg		-0.5 to +8.0	V
Input Voltage	VIN		-0.5 to V <sub>DD</sub> + 0.5	V
Output Voltage	Vout	Motor	6.2	V
DC Output Current	D(DC)	DC	± 0.6	A/ch
Peak Output Current	D(pulse)	PW < 10 ms, Duty ≤ 20%	± 1.0	A/ch
Power consumption	Р⊤		0.7	W
Peak junction temperature	Tch(MAX.)		150	°C
Storage temperature	Tstg		-55 to +150	°C

# ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C. When mounted on a glass epoxy board (100 mm x 100 mm x 1 mm, 15% copper foil))

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

RECOMMENDED OPERATING CONDITIONS (T<sub>A</sub> =  $25^{\circ}$ C. When mounted on a glass epoxy board (100 mm x 100 mm x 1 mm, 15% copper foil))


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Power Supply	Vdd	Logic	4.0		5.5	V
	Vм	Motor	0.9		3.6	V
V <sub>G</sub> Voltage <sup>Note</sup>	Vg		Vм + 3.5		7.5	V
Input Voltage	VIN		0		Vdd	V
DC Output Current	D(DC)	DC	-0.3		+0.3	A/ch
Peak Output Current	D(pulse)	PW < 10 ms, Duty ≤ 20%	-0.7		+0.7	A/ch
Logic input frequency	fın				100	kHz
Capacitor for charge-pump	C <sub>1</sub> to C <sub>3</sub>		0.008	0.01	0.012	μF
Operating temperature	TA		0		70	°C

Note When using charge-pump circuit, the voltage occurs internally at V<sub>G</sub>-pin (V<sub>M</sub> + 3.5 V (TYP.)).


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
VDD current at standby	IDD(STB)	/STB = L			1.0	μA
VDD current at operating	IDD(ACT)				1.0	mA
High-level Input current	Ін	Vin = Vdd			100	μA
Low-level Input current	lı∟	VIN = 0 V	-1.0			μA
Input pull-down resistance	RIND		50		200	kΩ
High-level Input voltage	Vін	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.7 x Vdd			V
Low-level Input voltage	VIL	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			0.3 x Vdd	V
On resistance H-Bridge	Ron	$I_{M} = 0.3 A$ , Sum of upper and lower		1.0	2.0	Ω
Output Leak current	IM(off)	Per V <sub>M</sub> pin			1.0	μA
		All control-pin = L				
		(V <sub>M</sub> = Recommenred range MAX.)				
low-voltage detected voltage	VDDS			1.7	2.5	V
turn-ON time at charge-pump	tonc	$C_1 = C_2 = C_3 = 0.01 \ \mu F$			1.0	ms
Output turn-ON time	ton	I <sub>M</sub> = 0.3 A, refer to Figure 1, 2	0.1		5.0	μs
Output turn-OFF time	toff		0.1		5.0	μs

#### ELECTRICAL CHARACTERISTICS (Unless otherwise specified, TA = 25°C, VDD = 5 V, VM = 5.5 V)











#### 8. PACKAGE DRAWING

### 24-PIN PLASTIC TSSOP (5.72 mm (225))






detail of lead end

F

G



#### NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
А	6.65±0.10
Α'	6.5±0.1
В	0.575
С	0.5 (T.P.)
D	0.22±0.05
E	0.1±0.05
F	1.2 MAX.
G	1.0±0.05
Н	6.4±0.1
I	4.4±0.1
J	1.0±0.1
K	0.17±0.025
L	0.5
Μ	0.10
N	0.08
Р	$3^{\circ + 5^{\circ}}_{-3^{\circ}}$
R	0.25
S	0.6±0.15
	P24MA-50-6A5

#### 9. RECOMMENDED SOLDERING CONDITIONS

The  $\mu$ PD168302 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

#### µPD168302MA-6A5: 24-pin plastic TSSOP (5.72 mm (225))

Soldering Method	Soldering Conditions	Recommended Condition
		symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds MAX. (at 220°C or higher), Count: Three times or less, Exposure limit: None, Flux: Rosin flux with low chlorine (0.2 Wt% or below) recommended	IR60-00-3

Caution Do not use different soldering methods together (except for partial heating).

#### NOTES FOR CMOS DEVICES

#### **①** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Reference Documents** 

NEC

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of May, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
  property rights of third parties by or arising from the use of NEC Electronics products listed in this document
  or any other liability arising from the use of such products. No license, express, implied or otherwise, is
  granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).